On the magnetic field extraction for on-chip inductance calculation

被引:0
|
作者
Nentchev, A. [1 ]
Selberherr, S. [1 ]
机构
[1] Vienna Univ Technol, Inst Microelect, A-1040 Vienna, Austria
关键词
D O I
10.1007/978-3-211-72861-1_84
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The small dimensions of the on-chip interconnect structures provide the interesting opportunity of using the optimized model of dominant magnetic field even at very high operating frequencies for inductance and resistance extraction. The parameters are obtained from the field energy calculated from the magnetic field distribution in the simulation domain. Vector and scalar shape functions are used for finite element equation system assembling. Series of simulations for an on-chip spiral inductor at frequencies between 1 MHz and 100 GHz are performed to extract the parameters and to visualize the field distributions in the simulation area.
引用
收藏
页码:349 / 352
页数:4
相关论文
共 50 条
  • [1] On the extraction of on-chip inductance
    Ismail, YI
    Friedman, EG
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2003, 12 (01) : 31 - 40
  • [2] Extraction and applications of on-chip interconnect inductance
    Wong, SS
    Kim, SY
    Yue, CP
    Chang, R
    O'Mahony, F
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 142 - 146
  • [3] Circuit-aware on-chip inductance extraction
    Hu, HT
    Sapatnekar, SS
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 245 - 248
  • [4] Three-Dimensional On-chip Inductance and Resistance Extraction
    Nentchev, Alexandre
    Selberherr, Siegfried
    SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 218 - 223
  • [5] On-chip interconnect inductance extraction using fast multipole method
    Wang, Xiao-Li
    Luo, Xian-Jue
    Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2008, 28 (24): : 147 - 152
  • [6] Fast on-chip inductance extraction of VLSI including angled interconnects
    Kurokawa, A
    Hachiya, K
    Sato, T
    Tokumasu, K
    Masuda, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (04) : 841 - 845
  • [7] On-chip synthetic magnetic field
    A. B. Khanikaev
    Nature Photonics, 2013, 7 : 941 - 943
  • [8] Inductance Modeling for On-Chip Interconnects
    Shang-Wei Tu
    Wen-Zen Shen
    Yao-Wen Chang
    Tai-Chen Chen
    Jing-Yang Jou
    Analog Integrated Circuits and Signal Processing, 2003, 35 : 65 - 78
  • [9] Grasping the impact of on-chip inductance
    Massoud, Yehia
    Ismail, Yehea
    IEEE Circuits and Devices Magazine, 2001, 17 (04): : 14 - 21
  • [10] Loop-based inductance extraction and modeling for multiconductor on-chip interconnects
    Yu, S
    Petranovic, DM
    Krishnan, S
    Lee, K
    Yang, CY
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (01) : 135 - 145