Automated pre-placement phase as a part of robust analog-mixed signal physical design flow

被引:1
作者
Kote, Vlastimil [1 ,2 ]
Kubacak, Adam [1 ]
Vacula, Patrik [1 ,2 ]
Jakovenko, Jiri [2 ]
Husak, Miroslav [2 ]
机构
[1] STMicroelectronics, Pobrezni 620-3, Prague 18600 8, Czech Republic
[2] Czech Tech Univ, Dept Microelect, Fac Elect Engn, Tech 2, Prague 16627 6, Czech Republic
关键词
Analog-mixed signal (AMS) physical design; Integrated circuit; Layout automation; Computer aided design (CAD); Device sorting; BIAS TEMPERATURE INSTABILITY; INTEGRATED-CIRCUITS; LAYOUT VERIFICATION; GENERATION;
D O I
10.1016/j.vlsi.2018.04.018
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new pre-placement phase of integrated circuits (IC) analog-mixed-signal (AMS) physical design flow, introduced in this paper, automatically sorts electrical devices used in planar IC technologies according to their topological, structural and electrical properties. The presented design phase replaces human labour and allows to save design time and prevent human mistakes. Software implementation of the proposed method works with virtual objects of layout instances which are moved only once at the end of the script when creating the final pre-placement matrix. Algorithm complexity is decreased by a new way of virtual objects matrix indexing. The automatic pre-placement phase has been used during design of AMS circuits in 160 nm BCD8sP and SOIBCD8S technologies from STMicroelectronics and has been faster in the range of 3164 to 20099 times compared to manual sorting. The estimation of ratio between manual sorting time and automatic pre-placement time shows a growing time saving with increasing circuit complexity compared to standard layout flow. The introduced enhanced layout flow is able to prevent a creation of hardly detectable errors occurring at the beginning of AMS physical design, especially the wrong bulk connection errors of semiconductor devices. The automatic pre-placement phase saves hours of reworks and speeds up the entire design process.
引用
收藏
页码:18 / 30
页数:13
相关论文
共 33 条
[1]   A NEW INTEGRATED SILICON GATE TECHNOLOGY COMBINING BIPOLAR LINEAR, CMOS LOGIC, AND DMOS POWER PARTS [J].
ANDREINI, A ;
CONTIERO, C ;
GALBIATI, P .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (12) :2025-2030
[2]   A NETWORK COMPARISON ALGORITHM FOR LAYOUT VERIFICATION OF INTEGRATED-CIRCUITS [J].
BARKE, E .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1984, 3 (02) :135-141
[3]  
Cadence Design Systems Inc., 2016, CAD SKILL LANG US GU
[4]  
Cadence Design Systems Inc., 2016, VIRT LAYOUT SUIT XL
[5]  
Chang Wei-Hsin., 2001, The 2001 IEEE International Symposium on Circuits and Systems (Cat. No. 01CH37196), V5, P491, DOI DOI 10.1109/ISCAS.2001.922092
[6]  
Chatterjee S., 2006, Regression Analysis by Example, V4th, P317
[7]  
de Barros MV, 2015, 2015 INTERNATIONAL CONFERENCE ON INDUSTRIAL ENGINEERING AND SYSTEMS MANAGEMENT (IESM), P1197, DOI 10.1109/IESM.2015.7380305
[8]   Comprehensive Generation of Hierarchical Placement Rules for Analog Integrated Circuits [J].
Eick, Michael ;
Strasser, Martin ;
Lu, Kun ;
Schlichtmann, Ulf ;
Graeb, Helmut E. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (02) :180-193
[9]   Constraint-Based Layout-Driven Sizing of Analog Circuits [J].
Habal, Husni ;
Graeb, Helmut .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (08) :1089-1102
[10]  
Hastings A., 2001, The Art of Analog Layout, Vfirst