Design of low power differential logic using adiabatic switching technique

被引：0

作者：

Lo, CK ^{[1
]}

Chan, PCH ^{[1
]}

机构：

[1] Hong Kong Univ Sci & Technol, Dept Elect & Elect Engn, Kowloon, Hong Kong

来源：

ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents a new adiabatic circuit technique called adiabatic differential cascode voltage switch with complementary pass-transistor logic tree (ADCPL). Power reduction is achieved by recovering the energy in the recover phase of the supply clock. Energy dissipation comparison with other logic circuits is performed. Simulation shows that for a pipelined ADCPL carry lookahead adder, a power reduction of 50% to 70% can be achieved over static CMOS case within a practical operation frequency range.

引用

页码：A33 / A36

页数：4

共 50 条

[41] Design of low-power clock generator synchronized with AC power for adiabatic dynamic CMOS logic [J].

Cho, Seung-Il ;

Kim, Seong-Kweon ;

Harada, Tomochika ;

Yokoyama, Michio .

IEICE ELECTRONICS EXPRESS, 2013, 10 (20)

[42] Power Efficient CAM using Adiabatic Logic [J].

Jothi, D. ;

Saranya, L. .

2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,

[43] Adiabatic Logic Based Low Power Multiplexer and Demultiplexer [J].

Konwar, Shruti ;

Singha, Thockchom Birjit ;

Roy, Soumik ;

Vanlalchaka, Reginald H. .

2014 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2014,

[44] Sequential Adiabatic Logic for Ultra Low Power Applications [J].

Samanta, Samik .

PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, :821-824

[45] Low-power, low-noise adder design with pass-transistor adiabatic logic [J].

Mahmoodi-Meimand, H ;

Afzali-Kusha, A .

ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, :61-64

[46] Symmetric Adiabatic Logic Circuits against Differential Power Analysis [J].

Choi, Byong-Deok ;

Kim, Kyung Eun ;

Chung, Ki-Seok ;

Kim, Dong Kyue .

ETRI JOURNAL, 2010, 32 (01) :166-168

[47] Design of Vedic Multiplier using Adiabatic Logic [J].

Singh, Shashank ;

Sasamal, Trailokya Nath .

2015 1ST INTERNATIONAL CONFERENCE ON FUTURISTIC TRENDS ON COMPUTATIONAL ANALYSIS AND KNOWLEDGE MANAGEMENT (ABLAZE), 2015, :438-441

[48] A Design of PUF Circuit Using Adiabatic Logic [J].

Nagata, Shoya ;

Takahashi, Yasuhiro .

2024 IEEE THE 20TH ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS 2024, 2024, :595-598

[49] A Novel Low Power, High Performance Design Technique for Domino Logic [J].

Kavatkar, Sunil ;

Gidaye, Girish .

2015 IEEE BOMBAY SECTION SYMPOSIUM (IBSS), 2015,

[50] Design of Low-Power Square Root Carry Select Adder and Wallace Tree Multiplier Using Adiabatic Logic [J].

Ganavi, M. G. ;

Premananda, B. S. .

EMERGING RESEARCH IN ELECTRONICS, COMPUTER SCIENCE AND TECHNOLOGY, ICERECT 2018, 2019, 545 :767-781

← 1 2 3 4 5 →