Design of low power differential logic using adiabatic switching technique

被引：0

作者：

Lo, CK ^{[1
]}

Chan, PCH ^{[1
]}

机构：

[1] Hong Kong Univ Sci & Technol, Dept Elect & Elect Engn, Kowloon, Hong Kong

来源：

ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper presents a new adiabatic circuit technique called adiabatic differential cascode voltage switch with complementary pass-transistor logic tree (ADCPL). Power reduction is achieved by recovering the energy in the recover phase of the supply clock. Energy dissipation comparison with other logic circuits is performed. Simulation shows that for a pipelined ADCPL carry lookahead adder, a power reduction of 50% to 70% can be achieved over static CMOS case within a practical operation frequency range.

引用

页码：A33 / A36

页数：4

共 50 条

[31] Low power adiabatic logic based on FinFETs [J].

LIAO Nan ;

CUI XiaoXin ;

LIAO Kai ;

MA KaiSheng ;

WU Di ;

WEI Wei ;

LI Rui ;

YU DunShan .

Science China(Information Sciences), 2014, 57 (02) :194-206

[32] Low power switched output adiabatic logic [J].

Wang, WY ;

Lau, KT .

INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 84 (06) :589-594

[33] Low power adiabatic logic based on FinFETs [J].

Liao Nan ;

Cui XiaoXin ;

Liao Kai ;

Ma KaiSheng ;

Wu Di ;

Wei Wei ;

Li Rui ;

Yu DunShan .

SCIENCE CHINA-INFORMATION SCIENCES, 2014, 57 (02) :1-13

[34] Adiabatic Differential Cascode Voltage Switch Logic (A-DCVSL) for low power applications [J].

Gupta K. ;

Gosain V. ;

Pandey N. .

Journal of King Saud University - Engineering Sciences, 2022, 34 (03) :180-188

[35] Design of adiabatic sequential circuits using power gating technique [J].

Zhou, Dong ;

Hu, Jianping ;

Wang, Ling .

2007 IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS, 2007, :167-170

[36] Adiabatic Capacitive Logic: a paradigm for low-power logic [J].

Pillonnet, G. ;

Fanet, H. ;

Houri, S. .

2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, :2767-2770

[37] Design of Low Power VLSI Circuits Using Two Phase Adiabatic Dynamic Logic (2PADL) [J].

Sasipriya, P. ;

Bhaaskaran, V. S. Kanchana .

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (04)

[38] Power Clock Generator design Using Delay Locked Loop For Adiabatic Logic [J].

Pittala, Suresh Kumar ;

Rani, A. Jhansi .

PROCEEDINGS OF THE 2017 IEEE SECOND INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES (ICECCT), 2017,

[39] A LOW POWER VERNIER TIME-TO-DIGITAL CONVERTER USING ADIABATIC LOGIC [J].

Mahima, R. ;

Muralidharan, D. .

2017 INTERNATIONAL CONFERENCE ON NETWORKS & ADVANCES IN COMPUTATIONAL TECHNOLOGIES (NETACT), 2017, :90-94

[40] Design of Low Power Memory Cell Using D Flip Flop Under Adiabatic Reduction Technique [J].

Chaudhary, Pooja ;

Das, Bijoy Kishore ;

Ahuja, Swaran .

2016 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2016, :20-23

← 1 2 3 4 5 →