A new test scheduling algorithm based on Networks-on-Chip as Test Access Mechanisms

被引：6

作者：

Amory, Alexandre M. ^{[1
]}

Lazzari, Cristiano ^{[2
]}

Lubaszewski, Marcelo S. ^{[3
]}

Moraes, Fernando G. ^{[1
]}

机构：

[1] Pontificia Univ Catolica Rio Grande do Sul, PPGCC Fac Informat, Porto Alegre, RS, Brazil

[2] INESC ID, ALGOS Grp, Lisbon, Portugal

[3] Univ Fed Rio Grande do Sul, PGMICRO Dept Engn Eletr, Porto Alegre, RS, Brazil

来源：

JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING | 2011年 / 71卷 / 05期

关键词：

SoC test; Test scheduling; Networks-on-Chip; WRAPPER DESIGN; REUSE;

D O I：

10.1016/j.jpdc.2010.09.008

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Networks-on-Chip (NoCs) can be used for test data transportation during manufacturing tests. On one hand, NoC can avoid dedicated Test Access Mechanisms (TAMs), reducing long global wires, and potentially simplifying the layout. On the other hand, (a) it is not known how much wiring is saved by reusing NoCs as TAMs, (b) the impact of reuse-based approaches on test time is not clear, and (c) a computer aided test tool must be able to support different types of NoC designs. This paper presents a test environment where the designer can quickly evaluate wiring and test time for different test architectures. Moreover, this paper presents a new test scheduling algorithm for NoC TAMs which does not require any NoC timing detail and it can easily model NoCs of different topologies. The experimental results evaluate the proposed algorithm for NoC TAMs with an exiting algorithm for dedicated TAMs. The results demonstrate that, on average, 24% (up to 58%) of the total global wires can be eliminated if dedicated TAMs are not used. Considering the reduced amount of dedicated test resources with NoC TAM, the test time of NoC TAM is only, on average, 3.88% longer compared to dedicated TAMs. (C) 2010 Elsevier Inc. All rights reserved.

引用

页码：675 / 686

页数：12

共 26 条

[1] Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism [J].

Amory, A. M. ;

Goossens, K. ;

Marinissen, E. J. ;

Lubaszewski, M. ;

Moraes, F. .

IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (03) :197-206

[2] DfT for the reuse of networks-on-chip as test access mechanism [J].

Amory, Alexandre M. ;

Ferlini, Frederico ;

Lubaszewski, Marcelo ;

Moraes, Fernando .

25TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2007, :435-+

[3] Xpipes: A network-on-chip architecture for gigascale systems-on-chip [J].

Bertozzi, Davide ;

Benini, Luca .

IEEE Circuits and Systems Magazine, 2004, 4 (02) :18-31

[4] A survey of research and practices of network-on-chip [J].

Bjerregaard, Tobias ;

Mahadevan, Shankar .

ACM COMPUTING SURVEYS, 2006, 38 (01) :1-51

[5] HeMPS - A Framework for NoC-Based MPSoC Generation [J].

Carara, Everton A. ;

de Oliveira, Roberto P. ;

Calazans, Ney L. V. ;

Moraes, Fernando G. .

ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, :1345-1348

[6] The impact of NoC reuse on the testing of core-based systems [J].

Cota, E ;

Kreutz, M ;

Zeferino, CA ;

Carro, L ;

Lubaszewski, M ;

Susin, A .

21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, :128-133

[7]

COTA E, 2003, P TRP, P14

[8] Constraint-driven test scheduling for NoC-based systems [J].

Cota, Erika ;

Liu, Chunsheng .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (11) :2465-2478

[9]

Cota T, 2003, INT TEST CONF P, P612

[10]

DALMASSO J, 2008, S VLSI, P139

← 1 2 3 →