Dynamic Parallel Computing Architecture for Video Processing

被引:0
作者
Bharanitharan, K. [1 ]
Paul, Anand [2 ]
Jiang, Yung-Chuan [3 ]
Wang, Jhing-Fa [3 ]
机构
[1] Korea Univ, Dept Elect Engn, Seoul, South Korea
[2] Hanyang Univ, Dept Elect Engn, Seoul, South Korea
[3] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 70101, Taiwan
来源
JOURNAL OF INTERNET TECHNOLOGY | 2010年 / 11卷 / 06期
关键词
Motion estimation; Video coding; Parallel processing; Parallel architecture; FPGA; SPACE EXPLORATION;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, motion estimation preprocessing algorithm is mapped onto a new dynamically parallel computing architecture, namely, the parallel computing architecture, which consists of multiple parallel units It eventually reduces the computation required for motion estimation in advance video coding A directed acyclic graph is constructed to represent the video coding algorithms comprising motion estimation This speeds up the video processing with minimum sacrifice
引用
收藏
页码:867 / 873
页数:7
相关论文
共 22 条
  • [1] [Anonymous], 2001, P 13 ITU T SG 16 Q6
  • [2] Bhaskaran V., 1997, Image and video compression standards: algorithms and architectures
  • [3] Partitioning sequential circuits on dynamically reconfigurable FPGAs
    Chang, D
    Marek-Sadowska, M
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (06) : 565 - 578
  • [4] Chen L. -F., 2004, IEEE CIRC SYST C ISC, P937
  • [5] CHEN Y.-K., 2007, INTEL TECHNOLOGY J, V1, P251
  • [6] Temporal partitioning data flow graphs for dynamically reconfigurable computing
    Jiang, Yung-Chuan
    Wang, Jhing-Fa
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (12) : 1351 - 1361
  • [7] *JOINT VID TEAM IS, H264AVC ISOIEC MPEG
  • [8] KUAH K, 2007, MOTION ESTIMATION IN
  • [9] KUHN P., 1999, ALGORITHM COMPLEXITY
  • [10] Kernel scheduling techniques for efficient solution space exploration in reconfigurable computing
    Maestre, R
    Kurdahi, F
    Fernandez, M
    Hermida, R
    Bagherzadeh, N
    Singh, H
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2001, 47 (3-4) : 277 - 292