Unsupervised Learning in Winner-Takes-All Neural Network Based on 3D NAND Flash

被引:7
作者
Zhou, Wen [1 ,2 ,3 ]
Jin, Lei [1 ,2 ,3 ]
Jia, Xinlei [1 ,2 ,3 ]
Wang, Tingze [3 ]
Xu, Pengyu [3 ]
Zhang, An [3 ]
Huo, Zongliang [1 ,2 ,3 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Sch Microelect, Beijing 100049, Peoples R China
[3] Yangtze Memory Technol Co Ltd, Wuhan 430205, Peoples R China
关键词
Neural networks; Three-dimensional displays; Training; Neurons; Flash memories; Unsupervised learning; Voltage; 3D NAND flash; differential pair; winner-takes-all; hardware neural network;
D O I
10.1109/LED.2022.3144584
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Experimental demonstration of unsupervised learning is realized with charge-trapping 3D NAND flash device array. The charge-trapping characteristic of the memory cell is leveraged so that the devices perform not only as non-volatile memory but also synaptic cells in hardware neural network. Experiments reveal that the 3D NAND flash devices hold good potential for neuromorphic computing because of its delicately modulated synaptic weight. Furthermore, differential pair scheme is employed to enable larger dynamic range and finer weight tunability as compared with previous works. And based on the 3D NAND array, unsupervised learning is implemented by experiments with a winner-takes-all neural network, which can achieve perfect clustering of stylized letters within tens of training epochs. Beyond that, the 3D NAND devices also exhibit highly robust reliability against various disturb during synaptic weight update. The excellent synaptic device performance and reliability altogether make solid foundation for the winner-takes-all update rule in unsupervised learning neural network.
引用
收藏
页码:374 / 377
页数:4
相关论文
共 21 条
[1]   AND Flash Array Based on Charge Trap Flash for Implementation of Convolutional Neural Networks [J].
Choi, Hyun-Seok ;
Kim, Hyungjin ;
Lee, Jong-Ho ;
Park, Byung-Gook ;
Kim, Yoon .
IEEE ELECTRON DEVICE LETTERS, 2020, 41 (11) :1653-1656
[2]   Charge-Trap Transistors for CMOS-Only Analog Memory [J].
Gu, Xuefeng ;
Wan, Zhe ;
Iyer, Subramanian S. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (10) :4183-4187
[3]   Unsupervised Learning Using Charge-Trap Transistors [J].
Gu, Xuefeng ;
Iyer, Subramanian S. .
IEEE ELECTRON DEVICE LETTERS, 2017, 38 (09) :1204-1207
[4]   A 3D NAND Flash Ready 8-Bit Convolutional Neural Network Core Demonstrated in a Standard Logic Process [J].
Kim, M. ;
Liu, M. ;
Everson, L. ;
Park, G. ;
Jeon, Y. ;
Kim, S. ;
Lee, S. ;
Song, S. ;
Kim, C. H. .
2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
[5]   Excellent Pattern Recognition Accuracy of Neural Networks Using Hybrid Synapses and Complementary Training [J].
Kwak, Myonghoon ;
Choi, Wooseok ;
Heo, Seongjae ;
Lee, Chuljun ;
Nikam, Revannath ;
Kim, Seyoung ;
Hwang, Hyunsang .
IEEE ELECTRON DEVICE LETTERS, 2021, 42 (04) :609-612
[6]   Neuromorphic Computing Using NAND Flash Memory Architecture With Pulse Width Modulation Scheme [J].
Lee, Sung-Tae ;
Lee, Jong-Ho .
FRONTIERS IN NEUROSCIENCE, 2020, 14
[7]   Operation Scheme of Multi-Layer Neural Networks Using NAND Flash Memory as High-Density Synaptic Devices [J].
Lee, Sung-Tae ;
Lim, Suhwan ;
Choi, Nag Yong ;
Bae, Jong-Ho ;
Kwon, Dongseok ;
Park, Byung-Gook ;
Lee, Jong-Ho .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) :1085-1093
[8]  
Lee ST, 2018, 2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, P169, DOI 10.1109/VLSIT.2018.8510667
[9]   Memristive and CMOS Devices for Neuromorphic Computing [J].
Milo, Valerio ;
Malavena, Gerardo ;
Compagnoni, Christian Monzio ;
Ielmini, Daniele .
MATERIALS, 2020, 13 (01) :166
[10]   A Neural Network implemented on NAND memory [J].
Minucci, Umberto ;
De Santis, Luca ;
Vali, Tommaso ;
Irrera, Fernanda .
2020 IEEE INTERNATIONAL MEMORY WORKSHOP (IMW 2020), 2020, :115-118