A new generalized cross-connected switched capacitor multilevel inverter topology with high output voltage gain for single phase solar PV unit

被引:0
作者
Prem, P. [1 ]
Suresh, V [2 ]
Sathik, Jagabar M. [3 ,4 ]
Aleem, Shady H. E. Abdel [5 ]
机构
[1] St Thomas Coll Engn & Technol, Dept Elect Engn, Kolkata, India
[2] Bannari Amman Inst Technol, Dept Elect & Elect Engn, Sathyamangalam, Tamil Nadu, India
[3] Prince Sultan Univ, Renewable Energy Lab, Riyadh 11586, Saudi Arabia
[4] SRM Inst Sci & Technol, Dept Elect & Elect Engn, Chennai, Tamil Nadu, India
[5] 15th May Higher Inst Engn, Math Phys & Life Sci Dept, Cairo, Egypt
来源
JOURNAL OF ENGINEERING RESEARCH | 2021年 / 9卷 / 4A期
关键词
Multilevel inverter; Voltage boosting; Switched capacitor; Voltage balancing; COMPONENTS; NUMBER;
D O I
10.36909/jer.8533
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Switched capacitor multilevel inverters are gaining much attention these days due to their merits like voltage boosting and voltage balancing characteristics. A Cross Connected Switched Capacitor Multilevel Inverter (CSCMLI) topology is proposed in this work. It can synthesize thirteen levels in the terminal voltage waveform and with a voltage boost ratio of 1:3. The topology is extendable by adding additional "n" modules in series. The number of levels (N-Level 1 and the voltage gain can be increased up to 4i+9 and 1:(i+2) respectively by connecting 1' such 'n', modules. The topology also has inherent voltage balancing ability. To prove the advantage of proposed topology it is compared with recent switched capacitor multilevel inverter topologies and conventional multilevel inverter topologies in terms of number of power electronic components required, cost and voltage gain. The performance of proposed topology is validated using simulation in MATLAB and with an experimental prototype rated 0.1 kW fed by a solar PV emulator under steady state and dynamic loading conditions.
引用
收藏
页码:116 / 134
页数:19
相关论文
共 32 条
[1]   Multilevel Converters: Fundamental Circuits and Systems [J].
Akagi, Hirofumi .
PROCEEDINGS OF THE IEEE, 2017, 105 (11) :2048-2065
[2]   Reduction of Power Electronic Elements in Multilevel Converters Using a New Cascade Structure [J].
Alishah, Rasoul Shalchi ;
Nazarpour, Daryoosh ;
Hosseini, Seyed Hossein ;
Sabahi, Mehran .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2015, 62 (01) :256-269
[3]   New hybrid structure for multilevel inverter with fewer number of components for high-voltage levels [J].
Alishah, Rasoul Shalchi ;
Nazarpour, Daryoosh ;
Hosseini, Seyyed Hossein ;
Sabahi, Mehran .
IET POWER ELECTRONICS, 2014, 7 (01) :96-104
[4]   A New General Topology for Cascaded Multilevel Inverters With Reduced Number of Components Based on Developed H-Bridge [J].
Babaei, Ebrahim ;
Alilu, Somayeh ;
Laali, Sara .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (08) :3932-3939
[5]  
Baker R. H., 1981, United States Patent, Patent No. [(19): 54-55, 551954]
[6]   A New Boost Switched-Capacitor Multilevel Converter With Reduced Circuit Devices [J].
Barzegarkhoo, Reza ;
Moradzadeh, Majid ;
Zamiri, Elyas ;
Kojabadi, Hossein Madadi ;
Blaabjerg, Frede .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (08) :6738-6754
[7]  
Dalcali A, 2017, J ENG RES-KUWAIT, V5, P95
[8]   The Age of Multilevel Converters Arrives [J].
Franquelo, Leopoldo G. ;
Rodriguez, Jose ;
Leon, Jose I. ;
Kouro, Samir ;
Portillo, Ramon ;
Prats, Maria M. .
IEEE INDUSTRIAL ELECTRONICS MAGAZINE, 2008, 2 (02) :28-39
[9]  
Guo XQ, 2016, J ENG RES-KUWAIT, V4, P85
[10]   Multilevel Inverter Topologies With Reduced Device Count: A Review [J].
Gupta, Krishna Kumar ;
Ranjan, Alekh ;
Bhatnagar, Pallavee ;
Sahu, Lalit Kumar ;
Jain, Shailendra .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2016, 31 (01) :135-151