A 0.15 V Input Energy Harvesting Charge Pump With Dynamic Body Biasing and Adaptive Dead-Time for Efficiency Improvement

被引:110
作者
Kim, Jungmoon [1 ,2 ]
Mok, Philip K. T. [2 ]
Kim, Chulwoo [1 ]
机构
[1] Korea Univ, Dept Elect Engn, Seoul 136713, South Korea
[2] Hong Kong Univ Sci & Technol, Dept Elect & Comp Engn, Kowloon, Hong Kong, Peoples R China
基金
新加坡国家研究基金会;
关键词
Body biasing; boost converter; charge pump; conversion efficiency; dc-dc converter; dead-time; energy harvesting; low voltage; threshold voltage; variation; BOOST CONVERTER; CMOS; GENERATION; DESIGN; LIMIT;
D O I
10.1109/JSSC.2014.2375824
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A charge pump using 0.13-mu m CMOS process for low-voltage energy harvesting is presented. A low-power adaptive dead-time (AD) circuit is used which automatically optimizes the dead-time according to the input voltage. A negative charge pump is also utilized for high efficiency at low input voltages (V-IN). The AD circuit improves efficiency by 17% at V-IN of 0.2 V compared to the fixed dead time circuit as well as enables the charge pump to work at VIN down to 0.15 V. Dynamic body bias (DBB) and switch-conductance enhancement techniques are applied to a unit stage of the three-stage charge pump. The reverse current flowing through the cross-coupled NMOS switches is prevented and the current transfer is also maximized. Together with the AD circuit and the DBB technique, the maximum output current was improved by 240% as compared to the conventional charge pump design using only the forward body bias.
引用
收藏
页码:414 / 425
页数:12
相关论文
共 31 条
[1]  
[Anonymous], IEEE S VLSI CIRC JUN
[2]  
[Anonymous], 2013, IEEE ISR 2013
[3]  
[Anonymous], AM SIL SOL CELLS
[4]  
[Anonymous], 2003, Digital integrated circuits: A design perspective
[5]  
[Anonymous], MPGD751 MICR
[6]   A 20 mV Input Boost Converter With Efficient Digital Control for Thermoelectric Energy Harvesting [J].
Carlson, Eric J. ;
Strunz, Kai ;
Otis, Brian P. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (04) :741-750
[7]   LOW-POWER CMOS DIGITAL DESIGN [J].
CHANDRAKASAN, AP ;
SHENG, S ;
BRODERSEN, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) :473-484
[8]  
Chen PH, 2012, ASIA S PACIF DES AUT, P469, DOI 10.1109/ASPDAC.2012.6164994
[9]   Startup Techniques for 95 mV Step-Up Converter by Capacitor Pass-On Scheme and VTH-Tuned Oscillator With Fixed Charge Programming [J].
Chen, Po-Hung ;
Ishida, Koichi ;
Ikeuchi, Katsuyuki ;
Zhang, Xin ;
Honda, Kentaro ;
Okuma, Yasuyuki ;
Ryu, Yoshikatsu ;
Takamiya, Makoto ;
Sakurai, Takayasu .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (05) :1252-1260
[10]  
Chen PH, 2010, IEEE CUST INTEGR CIR