A high throughput context-based adaptive arithmetic codec for JPEG2000

被引：0
作者：
Ong, KK [1 ]
Chang, WH [1 ]
Tseng, YC [1 ]
Lee, YS [1 ]
Lee, CY [1 ]
机构：
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
来源：
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In JPEG2000 image compression standard, context-based arithmetic coding is adopted for improving compression rate. Efficient and high throughput codec: design is strongly required for handling high-resolution images. We propose an efficient architecture for context-based adaptive arithmetic coding, which can achieve high throughput performance. Based on parallel leading zeros detection and bit-stuffing handling, symbol can be encoded and decoded within one cycle. Therefore, throughput rate can be increased as high as codec operating frequency. The modified encoding and decoding flows are compatible with JPEG2000 standard. For 0.35u 1P4M CMOS technology, encoding and decoding rate can run up to 200Msymbol/sec and 175Msymbol/sec respectively. They are only cost 6.8K and 9.8K gate count. These high throughput performances can meet high-resolution real time application requirement.
引用
收藏
页码：133 / 136
页数：4
相关论文
共 50 条
  • [41] Optimizing the JPEG2000 binary arithmetic encoder for VLIW architectures
    Valentine, B
    Sohm, O
    2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 117 - 120
  • [42] Dual symbol processing for MQ arithmetic coder in JPEG2000
    Noikaew, Nopphol
    Chitsobhuk, Orachat
    CISP 2008: FIRST INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOL 1, PROCEEDINGS, 2008, : 521 - 524
  • [43] An optimized algorithm and its implementation for arithmetic encoder in JPEG2000
    Dept. of Applied Physics, Hunan Univ., Changsha 410082, China
    不详
    不详
    不详
    Hunan Daxue Xuebao, 2007, 4 (41-44):
  • [44] A partial parallel algorithm and architecture for arithmetic encoder in JPEG2000
    Li, YJ
    Elgamel, M
    Bayoumi, M
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5198 - 5201
  • [45] Reduced latency arithmetic decoder for JPEG2000 block decoding
    Dyer, M
    Nooshabadi, S
    Taubman, D
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2076 - 2079
  • [46] A high performance JPEG2000 architecture
    Andra, K
    Chakrabarti, C
    Acharya, T
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 765 - 768
  • [47] FPGA implementation of the JPEG2000 binary arithmetic (MQ) decoder
    Lucking, David J.
    Balster, Eric J.
    Hill, Kerry L.
    Scarpino, Frank A.
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2013, 8 (04) : 411 - 419
  • [48] A partial parallel algorithm and architecture for arithmetic encoder in JPEG2000
    Li, Y. (yxl4444@cacs.louisiana.edu), Circuits and Systems Society, IEEE CASS; Science Council of Japan; The Inst. of Electronics, Inf. and Communication Engineers, IEICE; The Institute of Electrical and Electronics Engineers, Inc., IEEE (Institute of Electrical and Electronics Engineers Inc.):
  • [49] Hardware CODEC Based JPEG2000 Video Encoder Design for Combat System Video Networks
    Turan, Serkan
    Mohammed, Ekram Hussien
    Erturk, Sarp
    2016 SIXTH INTERNATIONAL CONFERENCE ON DIGITAL INFORMATION AND COMMUNICATION TECHNOLOGY AND ITS APPLICATIONS (DICTAP), 2016, : 156 - 158
  • [50] A Novel Decoder Architecture for Error Resilient JPEG2000 Applications Based on MQ Arithmetic
    Zezza, S.
    Masera, G.
    Nooshabadi, S.
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 902 - 905
12345