Backend Low-k TDDB Chip Reliability Simulator

被引:0
作者
Bashir, Muhammad [1 ]
Kim, Dae Hyun [1 ]
Athikulwongse, Krit [1 ]
Lim, Sung Kyu [1 ]
Milor, Linda [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
来源
2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2011年
关键词
Copper interconnects; TDDB; dielectric breakdown; chip lifetime; reliability; METHODOLOGY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Backend low-k time-dependent dielectric breakdown degrades reliability of circuits with Copper metallization. We present test data and link it to a methodology to evaluate chip lifetime due to low-k time-dependent dielectric breakdown. Other failure mechanisms can be integrated into our methodology. We analyze several layouts using our methodology and present the results to show that the methodology can enable the designer to consider easy design modifications and their impact on lifetime, separate from the design rules.
引用
收藏
页数:10
相关论文
共 21 条
[1]   Reliability computer-aided design tool for full-chip electromigration analysis and comparison with different interconnect metallizations [J].
Alam, Syed M. ;
Gan, Chee Lip ;
Thompson, Carl V. ;
Troxel, Donald E. .
MICROELECTRONICS JOURNAL, 2007, 38 (4-5) :463-473
[2]  
[Anonymous], PRIMETIME
[3]  
[Anonymous], FAMMOS
[4]  
[Anonymous], DES COMP
[5]  
[Anonymous], SOC ENC RTL TO GDSII
[6]  
[Anonymous], FLUENT
[7]  
[Anonymous], CF FFT
[8]  
Bashir M, 2010, DES AUT TEST EUROPE, P279
[9]   Methodology to determine the impact of linewidth variation on chip scale copper/low-k backend dielectric breakdown [J].
Bashir, Muhammad ;
Milor, Linda ;
Kim, Dae Hyun ;
Lim, Sung Kyu .
MICROELECTRONICS RELIABILITY, 2010, 50 (9-11) :1341-1346
[10]   A methodology to extract failure rates for low-k dielectric breakdown with multiple geometries and in the presence of die-to-die linewidth variation [J].
Bashir, Muhammad ;
Milor, Linda .
MICROELECTRONICS RELIABILITY, 2009, 49 (9-11) :1096-1102