A fully integrated CMOS phase-locked loop with 30 MHz to 2 GHz locking range and ±35 ps jitter

被引：2

作者：

Xu, C ^{[1
]}

Sargeant, W ^{[1
]}

Laker, KR ^{[1
]}

van der Spiegel, J ^{[1
]}

机构：

[1] Univ Penn, Dept Elect Engn, Philadelphia, PA 19104 USA

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2003年 / 36卷 / 1-2期

关键词：

phase-locked loop (PLL); clock data recovery; dual loop architecture; jitter;

D O I：

10.1023/A:1024410016948

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A fully integrated phase-locked loop (PLL) fabricated in a 0.24 mum, 2.5 v digital CMOS technology is described. The PLL is intended for use in multi-gigabit-per-second clock recovery circuits in fiber-optic communication chips. This PLL first time achieved a very large locking range measured to be from 30 MHz up to 2 GHz in 0.24 mum CMOS technologies. Also it has very low peak-to-peak jitter less than +/-35 ps at 1.25 GHz output frequency.

引用

页码：91 / 97

页数：7

共 41 条

[31] A 7.6 mW, 414 fs RMS-Jitter 10 GHz Phase-Locked Loop for a 40 Gb/s Serial Link Transmitter Based on a Two-Stage Ring Oscillator in 65 nm CMOS
Bae, Woorham
Ju, Haram
Park, Kwanseo
Cho, Sung-Yong
Jeong, Deog-Kyoon
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (10) : 2357 - 2367
[32] A 0.8/0.9-V 5.4-GHz Phase-Locked Loop With Inductance Coupled VCO in 0.18-μm CMOS
Weng, Jun-Hong
Lin, Yen-Chen
Cheng, Shen
Chiu, Chih-Kai
2015 INTERNATIONAL SYMPOSIUM ON BIOELECTRONICS AND BIOINFORMATICS (ISBB), 2015, : 75 - 78
[33] An X-Band 9.75/10.6 GHz Low-Power Phase-Locked Loop using 0.18-μm CMOS Technology
Tsai, Jeng-Han
Hsu, Chin-Yi
Chao, Chia-Hsiang
2015 10TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2015, : 238 - 241
[34] Linear CMOS LC-VCO Based on Triple-Coupled Inductors and Its Application to 40-GHz Phase-Locked Loop
Chen, Zhe
Wang, Ming
Chen, Ji-Xin
Liang, Wen-Feng
Yan, Pin-Pin
Zhai, Jian-Feng
Hong, Wei
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2017, 65 (08) : 2977 - 2989
[35] A 14-GHz 256/257 dual-modulus prescaler with secondary feedback and its application to a monolithic CMOS 10.4-GHz phase-locked loop
Yang, DJ
Kenneth, KO
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2004, 52 (02) : 461 - 468
[36] A 60-GHz Phase-Locked Loop Using Standing-Wave Oscillator for Clock Distribution in 2-D Phased-Array
You, Ying-Han
Chen, Sih-Ying
Lin, Pin-Yu
Chien, Jun-Chau
IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS, 2024, 34 (06): : 679 - 682
[37] A fully integrated 2.4-GHz LC-VCO frequency synthesizer with 3-ps jitter in 0.18-μm standard digital CMOS copper technology
Da Dalt, N
Derksen, S
Greco, P
Sandner, C
Schmid, H
Strohmayer, K
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (07) : 959 - 962
[38] A 250-600 MHz Ring Oscillator-Based Phase-Locked Loop for Implantable Wireline Applications, Using 1.0 V Supply in 180 nm CMOS
Ahmed, Taufiq
Tasneem, Naila
Walker, Ross M.
2021 19TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2021,
[39] A 7.6 mW, 214-fs RMS Jitter 10-GHz Phase-Locked Loop for 40-Gb/s Serial Link Transmitter Based on Two-Stage Ring Oscillator in 65-nm CMOS
Bae, Woorham
Ju, Haram
Park, Kwanseo
Cho, Sung-Yong
Jeong, Deog-Kyoon
2015 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2015, : 165 - 168
[40] A Compact, Low-Power, and Low-Jitter Fractional-N Phase-Locked Loop with a Single-Ended Ring Voltage-Controlled Oscillator in a 12 nm CMOS FinFET
Li, Yunpeng
Xun, Benpeng
Shi, Yiqun
Xu, Xin
Li, Meng
Zhu, Hao
Sun, Qingqing
ELECTRONICS, 2024, 13 (13)

← 1 2 3 4 5 →