A fully integrated CMOS phase-locked loop with 30 MHz to 2 GHz locking range and ±35 ps jitter

被引：2

作者：

Xu, C ^{[1
]}

Sargeant, W ^{[1
]}

Laker, KR ^{[1
]}

van der Spiegel, J ^{[1
]}

机构：

[1] Univ Penn, Dept Elect Engn, Philadelphia, PA 19104 USA

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2003年 / 36卷 / 1-2期

关键词：

phase-locked loop (PLL); clock data recovery; dual loop architecture; jitter;

D O I：

10.1023/A:1024410016948

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A fully integrated phase-locked loop (PLL) fabricated in a 0.24 mum, 2.5 v digital CMOS technology is described. The PLL is intended for use in multi-gigabit-per-second clock recovery circuits in fiber-optic communication chips. This PLL first time achieved a very large locking range measured to be from 30 MHz up to 2 GHz in 0.24 mum CMOS technologies. Also it has very low peak-to-peak jitter less than +/-35 ps at 1.25 GHz output frequency.

引用

页码：91 / 97

页数：7

共 41 条

[21] A 76.2-89.1 GHz Phase-Locked Loop With 15.6% Tuning Range in 90 nm CMOS for W-Band Applications
Tan, Kai-Wen
Chu, Ta-Shun
Hsu, Shawn S. H.
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2015, 25 (08) : 538 - 540
[22] Hybrid phase-locked loop with fast locking time and low spur in a 0.18-μm CMOS process
Zhu Si-Heng
Si Li-Ming
Guo Chao
Shi Jun-Yu
Zhu Wei-Ren
CHINESE PHYSICS B, 2014, 23 (07)
[23] Hybrid phase-locked loop with fast locking time and low spur in a 0.18-μm CMOS process
朱思衡
司黎明
郭超
史君宇
朱卫仁
Chinese Physics B, 2014, 23 (07) : 756 - 761
[24] A 400MHz-2.4GHz radiation-tolerant self-biased phase-locked loop
Zhu, Peiqing
Gui, Ping
Chen, Wickham
Xiang, Annie C.
Gong, Datao
Liu, Tiankuan
Fan, Yanli
Huang, Huanzhang
Morgan, Mark
2007 IEEE DALLAS/CAS WORKSHOP ON SYSTEM-ON-CHIP (SOC): DESIGN, APPLICATIONS, INTEGRATION, AND SOFTWARE, 2007, : 125 - +
[25] A Low Jitter Wide Tuning range Phase Locked Loop with Low Power Consumption in 180nm CMOS Technology
Aditya, S.
Moorthi, S.
2013 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2013, : 228 - 232
[26] A 250-MHz-2-GHz wide-range delay-locked loop
Kim, BG
Kim, LS
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (06) : 1310 - 1321
[27] A 5.91-8.94GHz phase-locked loop in 65 nm CMOS for 5G applications
Zhou, Pizeng
Li, Chao
Kang, Zehui
Zheng, Shiyuan
Wu, Liang
Xue, Quan
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2023, 65 (04) : 975 - 980
[28] A K-band 0.18-μm CMOS Quadrature Phase-Locked Loop Using Injection-Locking Technique
Liu, Cheng-Hsien
Yang, Min-Yeh
Chen, Po-Yuan
Chang, Hong-Yeh
2023 ASIA-PACIFIC MICROWAVE CONFERENCE, APMC, 2023, : 852 - 854
[29] A Low-Jitter and Low-Reference-Spur 320 GHz Signal Source With an 80 GHz Integer-N Phase-Locked Loop Using a Quadrature XOR Technique
Liang, Yuan
Boon, Chirn Chye
Qi, Gengzhen
Dziallas, Giannino
Kissinger, Dietmar
Ng, Herman Jalli
Mak, Pui-In
Wang, Yong
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2022, 70 (05) : 2642 - 2657
[30] A 20-GHz phase-locked loop for 40-Gb/s serializing transmitter in 0.13-μm CMOS
Kim, J
Kim, JK
Lee, BJ
Kim, N
Jeong, DK
Kim, W
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (04) : 899 - 908

← 1 2 3 4 5 →