Study on random telegraph noise of high-idmetal-gate gate-all-around poly-Si nanowire transistors

被引:0
作者
Chang, You-Tai [1 ]
Tsai, Yueh-Lin [1 ]
Peng, Kang-Ping [1 ]
Su, Chun-Jung [2 ]
Li, Pei-Wen [1 ]
Lin, Horng-Chih [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn & Inst, 1001 Daxue Rd, Hsinchu, Taiwan
[2] Taiwan Semicond Res Inst, 26 Prosper Rd 1,Hsinchu Sci Pk, Hsinchu, Taiwan
关键词
SILICON; FINFET; LAYERS; TRAPS;
D O I
10.7567/1347-4065/ab5b67
中图分类号
O59 [应用物理学];
学科分类号
摘要
In this Paper, we investigated random telegraph noise (RTN) characteristics of gate-all-around poly-Si nanowire (NW) transistors with high-kappa oxide/metal-gate (HK/MG) stack. Distinct two-level RTN signals were measured on NW transistors with effective channel length of 150 nm and channel width of 30 nm. Values of time constants for charge emission from and capture by traps were extracted from measured RTN signals We proposed a new theoretical scheme to evaluate the location and energy level of the corresponding trap. The trap was assessed to be present within the interfacial layer (IL) at a spatial location approximate 1 nm away from the IL/channel interface and 68 nm in proximity to the source side. (C) 2020 The Japan Society of Applied Physics
引用
收藏
页数:5
相关论文
共 31 条
[1]  
[Anonymous], 2009, IEDM, DOI DOI 10.1109/IEDM.2009.5424227
[2]  
[Anonymous], 2011, IEEE INT ELECT DEVIC
[3]  
[Anonymous], IEEE SILICON NANOELE
[4]  
[Anonymous], S VLSI CIRC
[5]  
[Anonymous], INT C SOL STAT DEV M
[6]  
Auth C., 2012, 2012 IEEE Symposium on VLSI Technology, P131, DOI 10.1109/VLSIT.2012.6242496
[7]   Moore's law governs the silicon revolution [J].
Bondyopadhyay, PK .
PROCEEDINGS OF THE IEEE, 1998, 86 (01) :78-81
[8]   Random Telegraph Noise in Highly Scaled nMOSFETs [J].
Campbell, J. P. ;
Qin, J. ;
Cheung, K. P. ;
Yu, L. C. ;
Suehle, J. S. ;
Oates, A. ;
Sheng, K. .
2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, :382-+
[9]   Local Field Effect on Charge-Capture/ Emission Dynamics [J].
Cheung, Kin P. ;
Veksler, Dmitry ;
Campbell, Jason P. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (12) :5099-5106
[10]   Multi-gate SOI MOSFETs [J].
Colinge, J. P. .
MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) :2071-2076