Design and Analysis of Ring Oscillator Influenced Beat Frequency Detection for True Random Number Generation on FPGA

被引:0
作者
Sivaraman, R. [1 ]
Sridevi, A. [1 ]
Rajagopalan, Sundararaman [1 ]
Janakiraman, Siva [1 ]
Rengarajan, Amirtharajan [1 ]
机构
[1] SASTRA Deemed Univ, Dept ECE, Thanjavur 613401, Tamil Nadu, India
来源
2019 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI - 2019) | 2019年
关键词
component; TRNG; Noise source; Ring oscillator; True randomness; IMPLEMENTATION;
D O I
10.1109/iccci.2019.8822072
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
True Random Number Generators (TRNGs) became the basic building block of modern cryptography. Though most of the noise source of TRNGs is analog circuit, to provide compactness and high throughput, hardware based TRNG solutions are recommended. This work aims at the generation of true random bits through beat frequency detection influenced by identical length of ring oscillators on FPGA. The main idea of this work is to extract the true randomness from one jitter clock produced by a ring oscillator through another jitter clock generated by the second ring oscillator. To enhance the randomness, Von Neumann Corrector (VNC) post processing is utilized. Proposed TRNG is designed using VHDL and Quartus II 8.0 EDA tool. It consumes 523 combinational functions and 539 logic registers on Altera Cyclone H EP2C20F484C7 FPGA where it achieves the throughput of 26.640650 Mbps when 27 MHz is used as sampling clock. Statistical efficiency of the TRNG is evaluated using entropy, correlation and NIST SP 800 - 22 analyses. True randomness of the TRNG is verified through restart experiment.
引用
收藏
页数:6
相关论文
共 17 条
[1]  
Bagini V, 1999, LECT NOTES COMPUT SC, V1717, P204
[2]  
Dichtl M, 2007, LECT NOTES COMPUT SC, V4727, P45
[3]  
Fischer V, 2002, LECT NOTES COMPUT SC, V2523, P415
[4]  
Fischer V., 2011, TRUE RANDOM NUMBER G
[5]  
Guneysu Tim, 2009, Proceedings of the 2009 International Conference on Field-Programmable Technology (FPT 2009), P128, DOI 10.1109/FPT.2009.5377631
[6]   FPGA Implementation of Metastability-Based True Random Number Generator [J].
Hata, Hisashi ;
Ichiawa, Shuichi .
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (02) :426-436
[7]   An Improved DCM-Based Tunable True Random Number Generator for Xilinx FPGA [J].
Johnson, Anju P. ;
Chakraborty, Rajat Subhra ;
Mukhopadyay, Debdeep .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (04) :452-456
[8]   FPGA-Based True Random Number Generation Using Circuit Metastability with Adaptive Feedback Control [J].
Majzoobi, Mehrdad ;
Koushanfar, Farinaz ;
Devadas, Srinivas .
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2011, 2011, 6917 :17-+
[9]   A New TRNG Based on Coherent Sampling With Self-Timed Rings [J].
Martin, Honorio ;
Peris-Lopez, Pedro ;
Tapiador, Juan E. ;
San Millan, Enrique .
IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2016, 12 (01) :91-100
[10]   A Survey of AIS-20/31 Compliant TRNG Cores Suitable for FPGA Devices [J].
Petura, Oto ;
Mureddu, Ugo ;
Bochard, Nathalie ;
Fischer, Viktor ;
Bossuet, Lilian .
2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2016,