Review of Quaternary Algebra & its Logic Circuits

被引:3
作者
Naware, Nayan Kumar [1 ]
Khurge, Deepti S. [1 ]
Bhandari, S. U. [1 ]
机构
[1] Univ Pune, Dept Elect & Telecommun, Pimpri Chinchwad Coll Engn, Pune 44, Maharashtra, India
来源
1ST INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION ICCUBEA 2015 | 2015年
关键词
quaternary logic; quaternary algebra; adder; encoder; decoder; multiplexer; demultiplexer; combinational circuits;
D O I
10.1109/ICCUBEA.2015.204
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The quaternary logic system has evolved from and closely related to binary logic system. The logic is capable of handling both quaternary and coupled binary inputs, where binary operands are coupled in pairs to form quaternary entities. A set of operators capable of handling both coupled-binary and ordinary inputs are used. To demonstrate the functionality of this novel logic scheme, some useful logic blocks such as decoder, multiplexer, demultiplexer & encoder are derived mathematically and demonstrated graphically.
引用
收藏
页码:969 / 973
页数:5
相关论文
共 8 条
[1]  
Cunha Ricardo, P 37 INT S MULT VAL
[2]  
Hurst S.L, 1984, COMPUTERS IEEE T, V33, P1160
[3]   Realization of NMAX and NMIN functions with multi-valued voltage comparators [J].
Inaba, M ;
Tanno, K ;
Ishizuka, O .
31ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2001, :27-32
[4]  
Khan M., 2008, TENCON 2008 IEEE REG
[5]  
Khan Mozammel H.A., 2006, P ICECE 2006 4 INT C
[6]  
Khan Mozammel H.A., P 33 INT S MULT VAL
[7]  
Park Soo Jin, 2004, MULT VAL LOG 2004 P, P198
[8]  
Roy Jitendra Nath, 2008, INT J IN PRESS 0611