BSIM-MG: A versatile multi-gate FET model for mixed-signal design

被引:31
作者
Dunga, Mohan V. [1 ]
Lin, Chung-Hsun [1 ]
Lu, Darsen D. [1 ]
Xiong, Weize [2 ]
Cleavelin, C. R. [2 ]
Patruno, P. [3 ]
Hwang, Jiunn-Ren [4 ]
Yang, Fu-Liang [4 ]
Niknejad, Ali M. [1 ]
Hul, Chenming [1 ]
机构
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[2] Texas Instruments Inc, SiTD, Dallas, TX USA
[3] SOITECH SA, Bernin, France
[4] TSMC, Hsinchu, Taiwan
来源
2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2007年
关键词
D O I
10.1109/VLSIT.2007.4339727
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel surface-potential based multi-gate FET (MG-FET) compact model has been developed for mixed-signal design applications. For the first time, a MG-FET model captures the effect of finite body doping on the electrical behavior of MGFETs. A unique field penetration length model has been developed to model the short channel effects in MG-FETs. A multitude of physical effects such as poly-depletion effect and quantum-mechanical effect (QME) have been incorporated. The expressions for terminal currents and charges are infinity-continuous making the model suitable for mixed-signal design. The model has been verified extensively with TOAD and experimental data.
引用
收藏
页码:60 / +
页数:2
相关论文
共 8 条
[1]   Modeling advanced FET technology in a compact model [J].
Dunga, Mohan V. ;
Lin, Chung-Hsun ;
Xi, Xuemei ;
Lu, Darsen D. ;
Niknejad, Ali M. ;
Hu, Chenming .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) :1971-1978
[2]  
Huang X., 1999, IEDM Tech. Dig, P67, DOI DOI 10.1109/IEDM.1999.823848
[3]  
PARK T, 2003, S VLSI TECHN, P135
[4]  
SMIT GDJ, 2006, IEDM, P175
[5]   A continuous, analytic drain-current model for DG MOSFETs [J].
Taur, Y ;
Liang, XP ;
Wang, W ;
Lu, HX .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (02) :107-109
[6]  
WARD D, 1978, IEEE JSSC, P703
[7]  
XIONG W, 2006, P DEV RES C, P39
[8]   35nm CMOS FinFETs [J].
Yang, FL ;
Chen, HY ;
Chen, FC ;
Chan, YL ;
Yang, KN ;
Chen, CJ ;
Tao, HJ ;
Choi, YK ;
Liang, MS ;
Hu, CM .
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, :104-105