All-digital radar architecture

被引:1
|
作者
Molchanov, Pavlo A. [1 ]
机构
[1] AETHER Inc, Lexington Pk, MD 20653 USA
来源
UNMANNED/UNATTENDED SENSORS AND SENSOR NETWORKS X | 2014年 / 9248卷
关键词
All digital radar; radar architecture; integration; correlation; antennas distribution; 3D recognition; array of directional antennas; direction of arrival verification; jam protection;
D O I
10.1117/12.2060249
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
All digital radar architecture requires exclude mechanical scan system. The phase antenna array is necessarily large because the array elements must be co-located with very precise dimensions and will need high accuracy phase processing system for aggregate and distribute T/R modules data to/from antenna elements. Even phase array cannot provide wide field of view. New nature inspired all digital radar architecture proposed. The fly's eye consists of multiple angularly spaced sensors giving the fly simultaneously the wide-area visual coverage it needs to detect and avoid the threats around him Fly eye radar antenna array consist multiple directional antennas loose distributed along perimeter of ground vehicle or aircraft and coupled with receiving/transmitting front end modules connected by digital interface to central processor. Non-steering antenna array allows creating all-digital radar with extreme flexible architecture. Fly eye radar architecture provides wide possibility of digital modulation and different waveform generation. Simultaneous correlation and integration of thousands signals per second from each point of surveillance area allows not only detecting of low level signals (low profile targets), but help to recognize and classify signals (targets) by using diversity signals, polarization modulation and intelligent processing. Proposed all digital radar architecture with distributed directional antenna array can provide a 3D space vector to the jammer by verification direction of arrival for signals sources and as result jam/spoof protection not only for radar systems, but for communication systems and any navigation constellation system, for both encrypted or unenclypted signals, for not limited number or close positioned jammers.
引用
收藏
页数:11
相关论文
共 50 条
  • [1] An All-Digital Offset PLL Architecture
    Staszewski, Robert Bogdan
    Vemulapalli, Sudheer
    Waheed, Khurram
    2010 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS RFIC SYMPOSIUM, 2010, : 17 - 20
  • [2] A synthesizable architecture of all-digital cyclic TDCs
    Chen, Shao-Hua
    Lin, Ming-Bo
    IEICE ELECTRONICS EXPRESS, 2014, 11 (20):
  • [3] The application of all-digital array receiver to OTH radar
    Wu, Yuanbin
    PROCEEDINGS OF 2006 CIE INTERNATIONAL CONFERENCE ON RADAR, VOLS 1 AND 2, 2006, : 1817 - 1820
  • [4] A Novel Stochastic Polar Architecture for All-Digital Transmission
    Andriakopoulos, Chris
    Papachatzopoulos, Kleanthis
    Paliouras, Vassilis
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [5] A reconfigurable architecture for arbitrary resampling in all-digital receiver
    Zhou, YX
    Dong, ZW
    CHINESE JOURNAL OF ELECTRONICS, 2003, 12 (03): : 388 - 390
  • [7] A Parallel Timing Synchronization Architecture for All-Digital Coherent Receiver
    Zhang, Yunpeng
    Yue, Chaolei
    Zhu, Ren
    Hou, Xia
    Chen, Weibiao
    ELEVENTH INTERNATIONAL CONFERENCE ON INFORMATION OPTICS AND PHOTONICS (CIOP 2019), 2019, 11209
  • [8] THE DIGITAL SOUND MIXING DESK - ARCHITECTURE AND INTEGRATION IN THE FUTURE ALL-DIGITAL STUDIO
    GOURLAOUEN, R
    DELACROIX, P
    JOURNAL OF THE AUDIO ENGINEERING SOCIETY, 1986, 34 (05): : 384 - 384
  • [9] An On-Chip All-Digital PV-Monitoring Architecture for Digital IPs
    Karimiyan, Hossein
    Calimera, Andrea
    Macii, Alberto
    Macii, Enrico
    Poncino, Massimo
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION, AND SIMULATION, 2011, 6951 : 162 - 172
  • [10] An All-Digital, Highly Scalable Architecture for Measurement of Spatial Variation in Digital Circuits
    Drego, Nigel
    Chandrakasan, Anantha
    Boning, Duane
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 389 - 392