Multispeculative Additive Trees in High-Level Synthesis

被引:0
作者
Del Barrio, Alberto A. [1 ]
Hermida, Roman [1 ]
Memik, Seda Ogrenci [2 ]
Mendias, Jose M. [1 ]
Molina, Maria C. [1 ]
机构
[1] Univ Complutense Madrid, Architecture & Technol Comp Syst, Madrid, Spain
[2] Northwestern Univ, Dept Elect Engn & Comp Sci EECS, Evanston, IL USA
来源
DESIGN, AUTOMATION & TEST IN EUROPE | 2013年
关键词
Speculation; operation trees; High-Level Synthesis; DESIGN; UNITS;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Multispeculative Functional Units (MSFUs) are arithmetic functional units that operate using several predictors for the carry signal. The carry prediction helps to shorten the critical path of the functional unit. The average performance of these units is determined by the hit rate of the prediction. In spite of utilizing more than one predictor, none or only one additional cycle is enough for producing the correct result in the majority of the cases. In this paper we present multispeculation as a way of increasing the performance of tree structures with a negligible area penalty. By judiciously introducing these structures into computation trees, it will only be necessary to predict in certain selected nodes, thus minimizing the number of operations that can potentially mispredict. Hence, the average latency will be diminished and thus performance will be increased. Our experiments show that it is possible to improve on average 24% and 38% execution time, when considering logarithmic and linear modules, respectively.
引用
收藏
页码:188 / 193
页数:6
相关论文
共 15 条
[1]  
[Anonymous], 2018, Computer Arithmetic Algorithms
[2]  
[Anonymous], 2008, HIGH LEVEL SYNTHESIS
[3]  
Bañeres D, 2009, DES AUT TEST EUROPE, P1704
[4]   Telescopic units: A new paradigm for performance optimization of VLSI designs [J].
Benini, L ;
Macii, E ;
Poncino, M ;
De Micheli, G .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (03) :220-232
[5]   Dynamically exploiting narrow width operands to improve processor power and performance [J].
Brooks, D ;
Martonosi, M .
FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1999, :13-22
[6]  
Burden RL, 2000, Numerical analysis, V7th
[7]  
Cilardo A, 2009, DES AUT TEST EUROPE, P664
[8]   Pipelined adders [J].
Dadda, L ;
Piuri, V .
IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (03) :348-356
[9]   A Distributed Controller for Managing Speculative Functional Units in High Level Synthesis [J].
Del Barrio, Alberto A. ;
Memik, Seda Ogrenci ;
Molina, Maria C. ;
Mendias, Jose M. ;
Hermida, Roman .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (03) :350-363
[10]  
Mohanty Saraju., 2008, Low-power high-level synthesis for nanoscale cmos circuits