A Continuous-Time Delta-Sigma Modulator for Biomedical Ultrasound Beamformer Using Digital ELD Compensation and FIR Feedback

被引:21
|
作者
Zhang, Yi [1 ]
Chen, Chia-Hung [1 ]
He, Tao [1 ]
Temes, Gabor C. [1 ]
机构
[1] Oregon State Univ, Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA
关键词
Continuous-time Delta Sigma modulator; digital excess loop delay compensation; FIR feedback DAC; ultrasound beamformer; EXCESS LOOP DELAY; DB; BW;
D O I
10.1109/TCSI.2015.2434100
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the design of a continuous-time Delta Sigma modulator (CTDSM) to be used in an ultrasound beamformer for biomedical imaging. To achieve better resolution, the prototype modulator operates at 1.2 GHz. It incorporates a digital excess loop delay (ELD) compensation to replace the active adder in front of the internal quantizer. A digitally controlled reference-switching matrix, combined with the data-weighted averaging (DWA) technique, results in a delay-free feedback path. A multi-bit FIR feedback DAC, along with its compensation path, is used to achieve lower clock jitter sensitivity and better loop filter linearity. The modulator achieves 79.4 dB dynamic range, 77.3 dB SNR, and 74.3 dB SNDR over a 15 MHz signal bandwidth. Fabricated in a 65 nm CMOS process, the core modulator occupies an area of only 0.16 mm(2) and dissipates 6.96 mW from a 1 V supply. A 58.6 fJ/conversion-step figure of merit is achieved.
引用
收藏
页码:1689 / 1698
页数:10
相关论文
共 50 条
  • [31] Nauta OTA in a Second-Order Continuous-Time Delta-Sigma Modulator
    Irfansyah, Astria Nur
    Long Pham
    Nicholson, Andrew
    Lehmann, Torsten
    Jenkins, Julian
    Hamilton, Tara Julia
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 849 - 852
  • [32] Design of a continuous-time Gm-C bandpass delta-sigma modulator
    Matsuura, K
    Waho, T
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2004, 87 (03): : 39 - 44
  • [33] A continuous-time delta-sigma ADC with integrated digital background calibration
    Tan, Siyu
    Miao, Yun
    Palm, Mattias
    Rodrigues, Joachim Neves
    Andreani, Pietro
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 89 (02) : 273 - 282
  • [34] A continuous-time delta-sigma ADC with integrated digital background calibration
    Siyu Tan
    Yun Miao
    Mattias Palm
    Joachim Neves Rodrigues
    Pietro Andreani
    Analog Integrated Circuits and Signal Processing, 2016, 89 : 273 - 282
  • [35] Digital excess loop delay compensation technique with embedded truncator for continuous-time delta-sigma modulators
    He, Tao
    Zhang, Yi
    Temes, Gabor C.
    ELECTRONICS LETTERS, 2016, 52 (01) : 20 - 21
  • [36] Return to-zero feedback insertion in a continuous time Delta-Sigma modulator for excess loop delay compensation
    Shamsi, Hossein
    Shoaei, Omid
    IEICE ELECTRONICS EXPRESS, 2004, 1 (18): : 568 - 574
  • [37] Analysis and Design of a 20-MHz Bandwidth Continuous-Time Delta-Sigma Modulator With Time-Interleaved Virtual-Ground-Switched FIR Feedback
    Baluni, Alok
    Pavan, Shanthi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (03) : 729 - 738
  • [38] Linearity Enhancement of VCO-Based Continuous-Time Delta-Sigma ADCs Using Digital Feedback Residue Quantization
    Choi, Moo-Yeol
    Kong, Bai-Sun
    ELECTRONICS, 2021, 10 (22)
  • [39] A 24-kHz BW 90.5-dB SNDR 96-dB DR continuous-time delta-sigma modulator using FIR DAC feedback
    Wei, Rongshan
    Huang, Gongxing
    Hu, Wei
    Wei, Cong
    Lin, Huishan
    MICROELECTRONICS JOURNAL, 2023, 138
  • [40] Multi-Channel Analog-to-Digital Conversion Techniques Using a Continuous-Time Delta-Sigma Modulator Without Reset
    Kumar, R. S. Ashwin
    Krishnapura, Nagendra
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (11) : 3693 - 3703