A Continuous-Time Delta-Sigma Modulator for Biomedical Ultrasound Beamformer Using Digital ELD Compensation and FIR Feedback

被引:21
|
作者
Zhang, Yi [1 ]
Chen, Chia-Hung [1 ]
He, Tao [1 ]
Temes, Gabor C. [1 ]
机构
[1] Oregon State Univ, Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA
关键词
Continuous-time Delta Sigma modulator; digital excess loop delay compensation; FIR feedback DAC; ultrasound beamformer; EXCESS LOOP DELAY; DB; BW;
D O I
10.1109/TCSI.2015.2434100
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the design of a continuous-time Delta Sigma modulator (CTDSM) to be used in an ultrasound beamformer for biomedical imaging. To achieve better resolution, the prototype modulator operates at 1.2 GHz. It incorporates a digital excess loop delay (ELD) compensation to replace the active adder in front of the internal quantizer. A digitally controlled reference-switching matrix, combined with the data-weighted averaging (DWA) technique, results in a delay-free feedback path. A multi-bit FIR feedback DAC, along with its compensation path, is used to achieve lower clock jitter sensitivity and better loop filter linearity. The modulator achieves 79.4 dB dynamic range, 77.3 dB SNR, and 74.3 dB SNDR over a 15 MHz signal bandwidth. Fabricated in a 65 nm CMOS process, the core modulator occupies an area of only 0.16 mm(2) and dissipates 6.96 mW from a 1 V supply. A 58.6 fJ/conversion-step figure of merit is achieved.
引用
收藏
页码:1689 / 1698
页数:10
相关论文
共 50 条
  • [21] Approaches to Digital Compensation of Excess Loop Delay in Continuous-Time Delta-Sigma Modulators Using a Scaled Quantizer
    Ding, Chongjun
    Zou, Liang
    Keller, Matthias
    Manoli, Yiannos
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
  • [22] A 200-MHz continuous-time CMOS delta-sigma modulator featuring nonlinear feedback control
    Zourntos, T
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 135 - 138
  • [23] Analysis and Design of an Audio Continuous-Time 1-X FIR-MASH Delta-Sigma Modulator
    Billa, Sujith
    Dixit, Suhas
    Pavan, Shanthi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (10) : 2649 - 2659
  • [24] Jitter Compensation Technique for Continuous-Time Sigma-Delta Modulator
    Chen, Zong-Yi
    Hung, Chung-Chih
    2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 423 - 426
  • [25] FIR Feedback in Continuous-Time Incremental Sigma-Delta ADCs
    Mohamed, Ayman
    Sakr, Ayman
    Anders, Jens
    2019 17TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2019,
  • [26] A sixth-order subsampling continuous-time bandpass delta-sigma modulator
    Chen, Y
    Tiew, KT
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5589 - 5592
  • [27] Digital Background Calibration in Continuous-time Delta-Sigma Analog to Digital Converters
    Tan, Siyu
    Miao, Yun
    Palm, Mattias
    Rodrigues, Joachim
    Andreani, Pietro
    2015 NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP & INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2015,
  • [28] A CMOS Temperature Sensor Based on a Chopped Continuous-Time Delta-Sigma Modulator
    Li, Po-Yu
    Lee, Wei-En
    Lin, Ching-Tzung
    Wu, Li-Te
    Lin, Tsung-Hsien
    2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
  • [29] Optimization of Modulator and Circuits for Low Power Continuous-Time Delta-Sigma ADC
    Marker-Villumsen, Niels
    Bruun, Erik
    2014 NORCHIP, 2014,
  • [30] A 2-MHz BW 82-dB DR Continuous-Time Delta-Sigma Modulator With a Capacitor-Based Voltage DAC for ELD Compensation
    Kim, Susie
    Na, Seung-In
    Yang, Youngtae
    Kim, Suhwan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (10) : 1999 - 2006