A low-jitter and precise multiphase delay-locked loop using shifted averaging VCDL

被引：0
|
作者：
Chang, HH [1 ]
Sun, CH [1 ]
Liu, SI [1 ]
机构：
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10764, Taiwan
来源：
2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS | 2003年 / 46卷
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：434 / +
页数：3
相关论文
共 50 条
  • [41] A dual-loop delay-locked loop using multiple voltage-controlled delay lines
    Jung, YJ
    Lee, SW
    Shim, D
    Kim, W
    Kim, C
    Cho, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (05) : 784 - 791
  • [42] A Multi-Band Fast-Locking Delay-Locked Loop With Jitter-Bounded Feature
    Kuo, Chien-Hung
    Lai, Hung-Jing
    Lin, Meng-Feng
    IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL, 2011, 58 (01) : 51 - 59
  • [43] A wide range delay locked loop for low power and low jitter applications
    Estebsari, Motahhareh
    Gholami, Mohammad
    Ghahramanpour, Mohammad Javad
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (03) : 401 - 414
  • [44] A low power 100MHz all digital delay-locked loop
    Kim, BS
    Kim, LS
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1820 - 1823
  • [45] A mixed-mode delay-locked loop for wide-range operation and multiphase clock generation
    Cheng, KH
    Lo, YL
    Yu, WF
    Hung, SY
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 90 - 93
  • [46] A Novel Time-to-Digital Converter Based on Low-Jitter Phase-Locked Loop
    Wu, Jin
    Wang, Chao
    Shi, Shu-fang
    Yu, Xiang-rong
    Zheng, Li-xia
    Sun, Wei-feng
    IETE JOURNAL OF RESEARCH, 2017, 63 (03) : 336 - 345
  • [47] A self-calibrated delay-locked loop with low static phase error
    Kao, Shao-Ku
    Cheng, Hsiang-Chi
    Lin, Jian-Da
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2016, 44 (04) : 929 - 944
  • [48] A 20-MHz to 3-GHz Wide-Range Multiphase Delay-Locked Loop
    Chuang, Chi-Nan
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (11) : 850 - 854
  • [49] Low-power and wide-band delay-locked loop with switching delay line
    Rezaeian, Adel
    Ardeshir, Gholamreza
    Gholami, Mohammad
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (12) : 2189 - 2201
  • [50] A Multiphase-Output Delay-Locked Loop With a Novel Start-Controlled Phase/Frequency Detector
    Chang, Robert Chen-Hao
    Chen, Hou-Ming
    Huano, Po-Jen
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (09) : 2483 - 2490
12345