A low-jitter and precise multiphase delay-locked loop using shifted averaging VCDL

被引：0
|
作者：
Chang, HH [1 ]
Sun, CH [1 ]
Liu, SI [1 ]
机构：
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10764, Taiwan
来源：
2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS | 2003年 / 46卷
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：434 / +
页数：3
相关论文
共 50 条
  • [31] Delay-Locked Loop Based Multiphase Clock Generator for Time-Interleaved ADCs
    Alhousseiny, Ibrahim
    Ali, Mohamed
    Ben-Hamida, Naim
    Honarparvar, Mohammad
    Sawan, Mohamad
    Savaria, Yvon
    2021 28TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (IEEE ICECS 2021), 2021,
  • [32] A 0.7-2-GHz self-calibrated multiphase delay-locked loop
    Chang, HH
    Chang, JY
    Kuo, CY
    Liu, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (05) : 1051 - 1061
  • [33] A low jitter multiplying delay-locked loop with static phase offset elimination applied to time-to-digital converter
    Wu, Jin
    Chen, Shuang
    Hu, Kang
    Zheng, Lixia
    Sun, Weifeng
    MICROELECTRONICS JOURNAL, 2020, 106
  • [34] A low-jitter clock multiplier using a simple low-power ECDLL with extra settled delays in VCDL
    Sofimowloodi, Sobhan
    Razaghian, Farhad
    Gholami, Mohammad
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 102 (03) : 541 - 554
  • [35] A low-jitter clock multiplier using a simple low-power ECDLL with extra settled delays in VCDL
    Sobhan Sofimowloodi
    Farhad Razaghian
    Mohammad Gholami
    Analog Integrated Circuits and Signal Processing, 2020, 102 : 541 - 554
  • [36] A low-jitter phase-locked loop with a discriminator-aided edge detector
    Lu, Chih-Wen
    Leong, Man Fai
    PROCEEDINGS OF THE 6TH INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS, AND SYSTEMS, 2006, : 315 - +
  • [37] A mixed-mode delay-locked loop for wide-range operation and multiphase outputs
    Cheng, KH
    Lo, YL
    Yu, WF
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 196 - 199
  • [38] A low jitter, fast locking delay locked loop using measure and control scheme
    Kim, TS
    Wang, SH
    Kirn, B
    2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2001, : 45 - 50
  • [39] A harmonic quadrature LO generator using a 90′ delay-locked loop
    Craninckx, J
    Gravot, V
    Donnay, S
    ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 127 - 130
  • [40] A Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique
    Moon, Yongsam
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2014, 14 (03) : 331 - 338
12345