A low-jitter and precise multiphase delay-locked loop using shifted averaging VCDL

被引：0
|
作者：
Chang, HH [1 ]
Sun, CH [1 ]
Liu, SI [1 ]
机构：
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10764, Taiwan
来源：
2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS | 2003年 / 46卷
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：434 / +
页数：3
相关论文
共 50 条
  • [21] Multimode clock generation using delay-locked loop
    Susplugas, O
    Philippe, P
    ELECTRONICS LETTERS, 2003, 39 (04) : 347 - 349
  • [22] A Multi-Band Delay-Locked Loop with Fast-Locked and Jitter-Bounded Features
    Kuo, Chien-Hung
    Lin, Meng-Feng
    Chen, Chien-Hung
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 437 - 440
  • [23] Timing Generator Using Dual Delay-Locked Loop
    Hwang, Chorng-Sii
    Chen, Ke-Han
    Tsao, Hen-Wai
    2009 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-5, 2009, : 428 - 430
  • [24] Accurate Performance Evaluation of Jitter-Power FOM for Multiplying Delay-Locked Loop
    Liu, Yueduo
    Bao, Rongxin
    Zhu, Zihao
    Yang, Shiheng
    Zhou, Xiong
    Yin, Jun
    Mak, Pui-In
    Li, Qiang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (02) : 495 - 505
  • [25] A Low-Jitter All-Digital Phase-Locked Loop Using a Suppressive Digital Loop Filter
    Hsu, Hsuan-Jung
    Huang, Shi-Yu
    2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 158 - 161
  • [26] A low-jitter leakage-free digitally calibrated phase locked loop
    kazeminia, Sarang
    Soltani, Arefeh
    COMPUTERS & ELECTRICAL ENGINEERING, 2020, 88
  • [27] Fast locking delay-locked loop using initial delay measurement
    Kim, T
    Wang, SH
    Kim, B
    ELECTRONICS LETTERS, 2002, 38 (17) : 950 - 951
  • [28] A Low-Jitter Self-Biased Phase-Locked Loop for SerDes
    Yuan, Heng-zhou
    Guo, Yang
    Liu, Yao
    Liang, Bin
    Guo, Qian-cheng
    Tan, Jia-wei
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 59 - 60
  • [29] Design of delay-locked loop (DLL) with low jitter and high lose lock time in UWB-IR system
    Zhang, Weihua
    Shen, Hanbing
    Bai, Zhiquan
    Kwak, Kyung Sup
    2006 ASIA-PACIFIC CONFERENCE ON COMMUNICATION, VOLS 1 AND 2, 2006, : 796 - +
  • [30] Measurement and Analysis of System-Level ESD-Induced Jitter in a Delay-Locked Loop
    Jeong, Myeongjo
    Shin, Minchul
    Kim, Jinwoo
    Seung, Manho
    Lee, Seokkiu
    Kim, Jingook
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2020, 62 (05) : 1840 - 1851
12345