Multiple-Valued Logic and Neural Network in the Position-Based Cryptography Scheme

被引：3

作者：

Bykovsky, Alexey Yu ^{[1
]}

机构：

[1] Russian Acad Sci, Lebedev Phys Inst, Leninskii Prospect 53, Moscow 119991, Russia

来源：

JOURNAL OF RUSSIAN LASER RESEARCH | 2021年 / 42卷 / 05期

关键词：

communication network; quantum data protection; neural network; multi-agent system; multiple-valued logic; position-based cryptography; QUANTUM CRYPTOGRAPHY; COMMUNICATION;

D O I：

10.1007/s10946-021-10000-7

中图分类号：

O43 [光学];

学科分类号：

070207 ; 0803 ;

摘要：

Position-based cryptography schemes for network mobile robots assume the integration of quantum technologies and artificial intelligence methods of neural networks and multi-agent systems. The design of such schemes can be simplified by means of multiple-valued logic used both for modeling of the position-based cryptography protocol by Unruh and the neural network; that is the way to enlarge the variety of verification schemes.

引用

页码：618 / 630

页数：13

共 50 条

[41] Implementation of a DRAM-cell-based multiple-valued logic-in-memory circuit
Kimura, H
Hanyu, T
Kameyama, M
IEICE TRANSACTIONS ON ELECTRONICS, 2002, E85C (10): : 1814 - 1823
[42] Data Verification in the Agent, Combining Blockchain and Quantum Keys by Means of Multiple-Valued Logic
Bykovsky, Alexey Yu.
Vasiliev, Nikolay A.
APPLIED SYSTEM INNOVATION, 2023, 6 (02)
[43] Smart universal multiple-valued logic gates by transferring single electrons
Zhang, Wan-Cheng
Wu, Nan-Jian
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2008, 7 (04) : 440 - 450
[44] Systematic interpretation of redundant arithmetic adders in binary and multiple-valued logic
Homma, Naofumi
Aoki, Takafumi
Higuchi, Tatsuo
IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11): : 1645 - 1654
[45] FAULT DETECTION FOR MULTIPLE-VALUED LOGIC CIRCUITS WITH FANOUT-FREE
Pan Zhongliang (Dept of Physics
Journal of Electronics(China), 2004, (05) : 376 - 383
[46] A logical model for representing ambiguous states in multiple-valued logic systems
Takagi, N
Nakashima, K
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1999, E82D (10): : 1344 - 1351
[47] Quaternary voltage-mode CMOS circuits for multiple-valued logic
Thoidis, I
Soudris, D
Karafyllidis, I
Christoforidis, S
Thanailakis, A
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (02): : 71 - 77
[48] An Improved Local Search Learning Method for Multiple-Valued Logic Network Minimization with Bi-objectives
Gao, Shangce
Cao, Qiping
Vairappan, Catherine
Zhang, Jianchen
Tang, Zheng
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2009, E92A (02) : 594 - 603
[49] MULTIPLE-VALUED LOGIC NETWORK USING QUANTUM-DEVICE-ORIENTED SUPERPASS GATES AND ITS MINIMIZATION
DENG, X
HANYU, T
KAMEYAMA, M
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1995, 142 (05): : 299 - 306
[50] Knowledge discovery from decision tables by the use of multiple-valued logic
Adams, KJ
Bell, DA
Maguire, LP
McGregor, J
ARTIFICIAL INTELLIGENCE REVIEW, 2003, 19 (02) : 153 - 176

← 1 2 3 4 5 →