Multiple-Valued Logic and Neural Network in the Position-Based Cryptography Scheme

被引：4

作者：

Bykovsky, Alexey Yu ^{[1
]}

机构：

[1] Russian Acad Sci, Lebedev Phys Inst, Leninskii Prospect 53, Moscow 119991, Russia

来源：

JOURNAL OF RUSSIAN LASER RESEARCH | 2021年 / 42卷 / 05期

关键词：

communication network; quantum data protection; neural network; multi-agent system; multiple-valued logic; position-based cryptography; QUANTUM CRYPTOGRAPHY; COMMUNICATION;

D O I：

10.1007/s10946-021-10000-7

中图分类号：

O43 [光学];

学科分类号：

070207 ; 0803 ;

摘要：

Position-based cryptography schemes for network mobile robots assume the integration of quantum technologies and artificial intelligence methods of neural networks and multi-agent systems. The design of such schemes can be simplified by means of multiple-valued logic used both for modeling of the position-based cryptography protocol by Unruh and the neural network; that is the way to enlarge the variety of verification schemes.

引用

页码：618 / 630

页数：13

共 50 条

[31] An Extended XQDD Representation for Multiple-Valued Quantum Logic
Lu, Chin-Yung
Wang, Shiou-An
Kuo, Sy-Yen
IEEE TRANSACTIONS ON COMPUTERS, 2011, 60 (10) : 1377 - 1389
[32] Position-based quantum cryptography over untrusted networks
Nadeem, Muhammad
LASER PHYSICS, 2014, 24 (08)
[33] Multiple-valued logic design based on the multiple-peak BiCMOS-NDR circuits
Gan, Kwang-Jow
Lu, Jeng-Jong
Yeh, Wen-Kuan
Chen, Yaw-Hwang
Chen, Yan-Wun
ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2016, 19 (02): : 888 - 893
[34] MINIMIZATION ALGORITHMS FOR MULTIPLE-VALUED PROGRAMMABLE LOGIC-ARRAYS
TIRUMALAI, PP
BUTLER, JT
IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (02) : 167 - 177
[35] Novel current mode CMOS multiple-valued logic neuron
Teng, Daniel H. Y.
2006 Canadian Conference on Electrical and Computer Engineering, Vols 1-5, 2006, : 1911 - 1914
[36] A Multiple-Valued Logic Synthesis Tool for Optical Computing Elements
Smith, Kaitlin N.
Thornton, Mitchell A.
2015 IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS), 2015,
[37] AN EFFECTIVE IMMUNE ALGORITHM FOR MULTIPLE-VALUED LOGIC MINIMIZATION PROBLEMS
Gao, Shangce
Tang, Zheng
Vairappan, Catherine
INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2009, 5 (11A): : 3961 - 3969
[38] Voltage-mode multiple-valued logic adder circuits
Thoidis, IM
Soudris, D
Thanailakis, A
IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (06): : 1054 - 1061
[39] Mathematical foundation on static hazards in multiple-valued logic circuits
Takagi, N
Nakashima, K
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (06): : 1525 - 1534
[40] A multiple-valued logic approach to the design and verification of hardware circuits
Rosenmann, Amnon
JOURNAL OF APPLIED LOGIC, 2016, 15 : 69 - 93

← 1 2 3 4 5 →