Automated logic synthesis for electro-optic logic-based integrated optical computing

被引:24
作者
Ying, Zhoufeng [1 ]
Zhao, Zheng [1 ]
Feng, Chenghao [1 ]
Mital, Rohan [1 ]
Dhar, Shounak [1 ]
Pan, David Z. [1 ]
Soref, Richard [2 ]
Chen, Ray T. [1 ,3 ]
机构
[1] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
[2] Univ Massachusetts, Dept Engn, Boston, MA 02125 USA
[3] Omega Opt Inc, 8500 Shoal Creek Blvd,Bldg 4,Suite 200, Austin, TX 78757 USA
来源
OPTICS EXPRESS | 2018年 / 26卷 / 21期
关键词
MICRORING RESONATORS; CIRCUITS; SWITCHES; GATE;
D O I
10.1364/OE.26.028002
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Integrated optical computing attracts increasing interest recently as Moore's law approaches the physical limitation. Among all the approaches of integrated optical computing, directed logic that takes the full advantage of integrated photonics and electronics has received lots of investigation since its first introduction in 2007. Meanwhile, as integrated photonics matures, it has become critical to develop automated methods for synthesizing optical devices for large-scale optical designs. In this paper, we propose a general electro-optic (EO) logic in a higher level to explore its potential in integrated computing. Compared to the directed logic, the EO logic leads to a briefer design with shorter optical paths and fewer components. Then a comprehensive gate library based on EO logic is summarized. At last, an And-Inverter Graphs (AIGs) based automated logic synthesis algorithm is described as an example to implement the EO logic, which offers an instruction for the design automation of high-speed integrated optical computing circuits. (C) 2018 Optical Society of America under the terms of the OSA Open Access Publishing Agreement
引用
收藏
页码:28002 / 28012
页数:11
相关论文
共 23 条
[1]   A SURVEY OF PARALLEL COMPUTER ARCHITECTURES [J].
DUNCAN, R .
COMPUTER, 1990, 23 (02) :5-16
[2]   Ultracompact CMOS-compatible optical logic using carrier depletion in microdisk resonators [J].
Gostimirovic, Dusan ;
Ye, Winnie N. .
SCIENTIFIC REPORTS, 2017, 7
[3]   Optics inspired logic architecture [J].
Hardy, James ;
Shamir, Joseph .
OPTICS EXPRESS, 2007, 15 (01) :150-165
[4]  
Keutzer K., 1987, 24th ACM/IEEE Design Automation Conference Proceedings 1987, P341, DOI 10.1145/37888.37940
[5]   All-optical XOR logic gate for 40Gb/s DPSK signals via FWM in a silicon nanowire [J].
Li, F. ;
Vo, T. D. ;
Husko, C. ;
Pelusi, M. ;
Xu, D. -X. ;
Densmore, A. ;
Ma, R. ;
Janz, S. ;
Eggleton, B. J. ;
Moss, D. J. .
OPTICS EXPRESS, 2011, 19 (21) :20364-20371
[6]  
Michel J, 2010, NAT PHOTONICS, V4, P527, DOI [10.1038/NPHOTON.2010.157, 10.1038/nphoton.2010.157]
[7]  
Mishchenko A., Abc: A system for sequential synthesis and verification
[8]   DAG-Aware AIG rewriting - A fresh look at combinational logic synthesis [J].
Mishchenko, Alan ;
Chattedee, Satrajit ;
Brayton, Robert .
43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, :532-+
[9]   Demonstration of reconfigurable electro-optical logic with silicon photonic integrated circuits [J].
Qiu, Ciyuan ;
Ye, Xin ;
Soref, Richard ;
Yang, Lin ;
Xu, Qianfan .
OPTICS LETTERS, 2012, 37 (19) :3942-3944
[10]  
Reed GT, 2010, NAT PHOTONICS, V4, P518, DOI [10.1038/NPHOTON.2010.179, 10.1038/nphoton.2010.179]