Drain Current Collapse in Nanoscaled Bulk MOSFETs Due to Random Dopant Compensation in the Source/Drain Extensions

被引:7
|
作者
Markov, Stanislav [1 ]
Wang, Xingsheng [1 ]
Moezi, Negin [1 ]
Asenov, Asen [1 ,2 ]
机构
[1] Univ Glasgow, Device Modelling Grp, Sch Engn, Glasgow G12 8LT, Lanark, Scotland
[2] Gold Stand Simulat Ltd, Glasgow G12 8LT, Lanark, Scotland
基金
英国工程与自然科学研究理事会;
关键词
Drain current collapse; random dopant fluctuations (RDFs); statistical variability; INTRINSIC PARAMETER FLUCTUATIONS; STATISTICAL-VARIABILITY; 3-D MC; SIMULATION; DECANANOMETER; SI;
D O I
10.1109/TED.2011.2152845
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We reveal a new statistical variability phenomenon in bulk n-channel metal-oxide-semiconductor field-effect transistors scaled down to 18-nm physical gate length. Rare but dramatic ON-current degradation is observed in 3-D simulations of large ensembles of transistors that are subject to random dopant fluctuations. Physically, it originates from the random compensation of donors (from the source or drain extension) and acceptors (from halo implants) around the access regions to the channel, leading to mobile charge starvation, dramatic increase in the access resistance, and corresponding current collapse. The estimated frequency of occurrence of the phenomenon is higher than one in a hundred for a square device and higher than 10(-4) for two-times-wider devices, as demonstrated by simulations of 10 000-device ensembles.
引用
收藏
页码:2385 / 2393
页数:9
相关论文
共 50 条
  • [41] Characterization and Modeling of Gigarad-TID-Induced Drain Leakage Current of 28-nm Bulk MOSFETs
    Zhang, Chun-Min
    Jazaeri, Farzan
    Borghello, Giulio
    Faccio, Federico
    Mattiazzo, Serena
    Baschirotto, Andrea
    Enz, Christian
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2019, 66 (01) : 38 - 47
  • [42] Millisecond Annealing Junctions for Near-Scaling-Limit Bulk CMOS Using Raised Source/Drain Extensions
    Hane, Masami
    ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 5: NEW MATERIALS, PROCESSES, AND EQUIPMENT, 2009, 19 (01): : 63 - 70
  • [43] Solution for high-performance Schottky-source/drain MOSFETs: Schottky barrier height engineering with dopant segregation technique
    Kinoshita, A
    Tsuchiya, Y
    Yagishita, A
    Uchida, K
    Koga, J
    2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 168 - 169
  • [44] Drain current enhancement and negligible current collapse in GaN MOSFETs with atomic-layer-deposited HfO2 as a gate dielectric
    Chang, Y. C.
    Chang, W. H.
    Chang, Y. H.
    Kwo, J.
    Lin, Y. S.
    Hsu, S. H.
    Hong, J. M.
    Tsai, C. C.
    Hong, M.
    MICROELECTRONIC ENGINEERING, 2010, 87 (11) : 2042 - 2045
  • [45] Random Telegraph Noise Induced Drain-Current Fluctuation during Dynamic Gate Bias in Si MOSFETs
    Feng, W.
    Yamada, K.
    Ohmori, K.
    2013 22ND INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF), 2013,
  • [46] Subthreshold Current and Swing Modeling of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile
    Singh, Kunal
    Kumar, Sanjay
    Goel, Ekta
    Singh, Balraj
    Kumar, Mirgender
    Dubey, Sarvesh
    Jit, Satyabrata
    JOURNAL OF ELECTRONIC MATERIALS, 2017, 46 (01) : 579 - 584
  • [47] Silicide as diffusion source for dopant segregation in 70-nm MOSFETs with PtSi Schottky-barrier source/drain on ultrathin-body SOI
    Qiu, Z. J.
    Zhang, Z.
    Lu, J.
    Liu, R.
    Ostling, M.
    Zhang, S. -L.
    ULIS 2008: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON, 2008, : 23 - +
  • [48] Cryogenic Temperature and Doping Analysis of Source-to-Drain Tunneling Current in Ultrashort-Channel Nanosheet MOSFETs
    Yilmaz, Kerim
    Iniguez, Benjamin
    Lime, Francois
    Kloes, Alexander
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (03) : 1588 - 1595
  • [49] Subthreshold Current and Swing Modeling of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile
    Kunal Singh
    Sanjay Kumar
    Ekta Goel
    Balraj Singh
    Mirgender Kumar
    Sarvesh Dubey
    Satyabrata Jit
    Journal of Electronic Materials, 2017, 46 : 579 - 584
  • [50] Influence of the Off-state Gate-Source Voltage on the Transient Drain Current Response of SiC MOSFETs
    Unger, Christian
    Pfost, Martin
    PRODCEEDINGS OF THE 2018 IEEE 30TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2018, : 48 - 51