Drain Current Collapse in Nanoscaled Bulk MOSFETs Due to Random Dopant Compensation in the Source/Drain Extensions

被引:7
|
作者
Markov, Stanislav [1 ]
Wang, Xingsheng [1 ]
Moezi, Negin [1 ]
Asenov, Asen [1 ,2 ]
机构
[1] Univ Glasgow, Device Modelling Grp, Sch Engn, Glasgow G12 8LT, Lanark, Scotland
[2] Gold Stand Simulat Ltd, Glasgow G12 8LT, Lanark, Scotland
基金
英国工程与自然科学研究理事会;
关键词
Drain current collapse; random dopant fluctuations (RDFs); statistical variability; INTRINSIC PARAMETER FLUCTUATIONS; STATISTICAL-VARIABILITY; 3-D MC; SIMULATION; DECANANOMETER; SI;
D O I
10.1109/TED.2011.2152845
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We reveal a new statistical variability phenomenon in bulk n-channel metal-oxide-semiconductor field-effect transistors scaled down to 18-nm physical gate length. Rare but dramatic ON-current degradation is observed in 3-D simulations of large ensembles of transistors that are subject to random dopant fluctuations. Physically, it originates from the random compensation of donors (from the source or drain extension) and acceptors (from halo implants) around the access regions to the channel, leading to mobile charge starvation, dramatic increase in the access resistance, and corresponding current collapse. The estimated frequency of occurrence of the phenomenon is higher than one in a hundred for a square device and higher than 10(-4) for two-times-wider devices, as demonstrated by simulations of 10 000-device ensembles.
引用
收藏
页码:2385 / 2393
页数:9
相关论文
共 50 条
  • [1] Statistical Variability in Fully Depleted SOI MOSFETs Due to Random Dopant Fluctuations in the Source and Drain Extensions
    Markov, Stanislav
    Cheng, Binjie
    Asenov, Asen
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) : 315 - 317
  • [2] The impact of random dopant aggregation in source and drain on the performance of ballistic DG Nano-MOSFETs: A NEGF study
    Martinez, Antonio
    Barker, John R.
    Svizhenko, Alexei
    Anantram, M. P.
    Asenov, Asen
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (04) : 438 - 445
  • [3] An analytical drain current model of short-channel MOSFETs including source/drain resistance effect
    Ho, CS
    Liou, JJ
    Lo, HL
    Chang, YH
    Chang, C
    Yu, K
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2006, 93 (03) : 137 - 148
  • [4] Compact modeling for drain current of short-channel MOSFETs including source/drain resistance effect
    Ho, CS
    Liou, JJ
    Lo, HL
    Chang, YH
    Chang, C
    Yu, K
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 930 - 934
  • [5] Variability of the Drain Current in Junctionless Nanotransistors Induced by Random Dopant Fluctuation
    Giusi, Gino
    Lucibello, Andrea
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (03) : 702 - 706
  • [6] Shallow source/drain extensions for deep submicron MOSFETs using spin-on-dopants
    Gopalan, C
    Chakraborty, PS
    Yang, JM
    Kim, T
    Wu, ZY
    McCartney, MR
    Goodnick, SM
    Kozicki, MN
    Thornton, TJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (05) : 1277 - 1283
  • [7] Two-dimensional electrical characterization of ultrashallow source/drain extensions for nanoscale MOSFETs
    Singisetti, U
    McCartney, MR
    Li, J
    Chakraborty, PS
    Goodnick, SM
    Kozicki, MN
    Thornton, TJ
    SUPERLATTICES AND MICROSTRUCTURES, 2003, 34 (3-6) : 301 - 310
  • [8] SB-MOSFETs in UTB-SOI featuring PtSi source/drain with dopant segregation
    Zhang, Zhen
    Qiu, Zhijun
    Hellstrom, Per-Erik
    Malm, Gunnar
    Olsson, Joergen
    Lu, Jun
    Ostling, Mikael
    Zhang, Shi-Li
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (01) : 125 - 127
  • [9] Current Variability in Si Nanowire MOSFETs Due to Random Dopants in the Source/Drain Regions: A Fully 3-D NEGF Simulation Study
    Seoane, Natalia
    Martinez, Antonio
    Brown, Andrew R.
    Barker, John R.
    Asenov, Asen
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (07) : 1388 - 1395
  • [10] Source/drain resistance modeling in bulk and ultra-thin body SOI MOSFETs
    Kim, SD
    Yuan, J
    Woo, JCS
    FIFTH INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY, 2005, : 95 - 98