Modern floorplanning with abutment and fixed-outline constraints

被引:0
|
作者
Lin, CT [1 ]
Chen, DS [1 ]
Wang, W [1 ]
Ho, HH [1 ]
机构
[1] Feng Chia Univ, Dept Informat Engn & Comp Sci, Taichung 40724, Taiwan
来源
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Typical floorplanning problem concerns a series of objectives, such as area, wirelength and routability, etc., without any specific constraint in a free-outline style. Entering SOC era, however, modem floorplanning takes more care of providing extra options to place dedicated modules in the hierarchical designs, such as abutment, boundary and fixed-outline constraints, etc. It has been empirically shown that any of the modem constraints extremely restricts the solution space, that is, a large number of randomly generated floorplans might violate the constraint. This paper addresses modem floorplanning with abutment and fixed-outline constraints. In order to search the drastically limited solution space, we first investigate the feasible properties of a slicing floorplan with abutment constraint. The properties, coupled with an efficient evolutionary search algorithm, provide the way to produce floorplans with abutment constraint. We then extend the algorithm with minor modification to enable the abutment floorplans to be gradually fit into the desirable fixed outline. The methods are verified by using the MCNC and GSRC benchmarks, and the empirical results show that our methods can obtain promising solutions using short time.
引用
收藏
页码:6214 / 6217
页数:4
相关论文
共 50 条
  • [1] Modern floorplanning with boundary and fixed-outline constraints via genetic clustering algorithm
    Lin, CT
    Chen, DS
    Wang, YW
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2006, 15 (01) : 107 - 127
  • [2] Fixed-outline floorplanning with constraints through instance augmentation
    Liu, R
    Dong, SQ
    Hong, XL
    Kajitani, Y
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1883 - 1886
  • [3] A fixed-outline floorplanning method
    Yosihmura, Takeshi
    Chen, Song
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1070 - 1075
  • [4] A Stable Fixed-Outline Floorplanning Method
    Chen, Song
    Yosihmura, Takeshi
    ISPD'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2007, : 119 - 126
  • [5] Fixed-outline floorplanning: Enabling hierarchical design
    Adya, SN
    Markov, IL
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (06) : 1120 - 1135
  • [6] On handling the fixed-outline constraints of floorplanning using less flexibility first principles*
    Wei, Shaojun
    Dong, Sheqin
    Hong, Xianlong
    Wu, Youliang
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5595 - 5598
  • [7] SKB-Tree: A Fixed-Outline Driven Representation for Modern Floorplanning Problems
    Lin, Jai-Ming
    Hung, Zhi-Xiong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (03) : 473 - 484
  • [8] A nonlinear optimization methodology for VLSI fixed-outline floorplanning
    Chaomin Luo
    Miguel F. Anjos
    Anthony Vannelli
    Journal of Combinatorial Optimization, 2008, 16 : 378 - 401
  • [9] A stable Fixed-Outline Floorplanning algorithm for soft module
    Du, Shi-Min
    Xia, Yin-Shui
    Chu, Zhu-Fei
    Huang, Cheng
    Yang, Run-Ping
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2014, 36 (05): : 1258 - 1265
  • [10] Multi-bend bus-driven floorplanning considering fixed-outline constraints
    Sheng, Wenxu
    Dong, Sheqin
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (02) : 142 - 152