High-temperature electrical performances and physics-based analysis of p-GaN HEMT device

被引:12
作者
Li, Sheng [1 ]
Liu, Siyang [1 ]
Tian, Ye [1 ]
Zhang, Chi [1 ]
Wei, Jiaxing [1 ]
Tao, Xinyi [1 ]
Li, Ningbo [1 ]
Zhang, Long [1 ]
Sun, Weifeng [1 ]
机构
[1] Southeast Univ, Sch Elect Sci & Engn, Natl ASIC Syst Engn Res Ctr, Sipailou2, Nanjing, Peoples R China
基金
中国国家自然科学基金;
关键词
electron mobility; III-V semiconductors; gallium compounds; carrier density; wide band gap semiconductors; leakage currents; interface states; high electron mobility transistors; semiconductor device models; energy gap; high-temperature electronics; physics-based analysis; high-temperature electrical performances; static electrical performances; gate leakage current; dynamic electrical performances; p-gallium nitride HEMT device; bandgap; on-state resistance; characteristic temperature; p-type gallium nitride gate cap; enhancement-mode high electron mobility transistor; e-mode high electron mobility transistor; analytical models; threshold voltage variations; blocking characteristic; intrinsic carrier concentration; trap barrier; segmental method; capacitance characteristics; distribution effect; plateau voltage; switching energy loss; switching time; metal-oxide-semiconductor structures; power devices; GaN; VOLTAGE; ENHANCEMENT; SUBSTRATE; MODEL;
D O I
10.1049/iet-pel.2019.0510
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High-temperature electrical performances of enhancement-mode (E-mode) high electron mobility transistor with p-type Gallium Nitride (GaN) gate cap are evaluated here. The physics-based mechanisms behind the behaviours are also analysed by the simulations and analytical models. For static electrical performances, the changes of GaN bandgap and the interface states or traps are considered to be influential factors for the little variations of threshold voltage (V-T). Meanwhile, the on-state resistance increases and trans-conductance decreases at high temperatures due to the reduction in electron mobility (mu(eff)). As for blocking characteristic, high temperature-induced increase of leakage current may result from multi-reasons, such as the increase of intrinsic carrier concentration and lowering of trap barrier. In addition, a segmental method is presented to understand the gate leakage current at high temperatures. For capacitance characteristics, the increase of channel resistance makes the measured gate capacitance lower than the intrinsic value. For dynamic electrical performances, the high temperature-induced decrease of mu(eff) leads to the increase of plateau voltage, bringing the decreases of total switching time and total switching energy loss, which are quite different from those of the devices with traditional metal-oxide-semiconductor structures.
引用
收藏
页码:420 / 425
页数:6
相关论文
共 18 条
[1]   Analytical Model for the Threshold Voltage of p-(Al) GaN High-Electron-Mobility Transistors [J].
Bakeroot, Benoit ;
Stockman, Arno ;
Posthuma, Niels ;
Stoffels, Steve ;
Decoutere, Stefaan .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (01) :79-86
[2]  
Baliga B. J, 2008, Fundamentals of Power Semiconductor Devices
[3]   An Explicit Surface Potential Calculation and Compact Current Model for AlGaN/GaN HEMTs [J].
Deng, Wanling ;
Huang, Junkai ;
Ma, Xiaoyu ;
Liou, Juin J. .
IEEE ELECTRON DEVICE LETTERS, 2015, 36 (02) :108-110
[4]  
Hamady S., 2013, 01 15th European Conference on Power Electronics and Applications (EPE), P1, DOI [DOI 10.1109/EPE.2013, DOI 10.1109/EPE.2013.6631904]
[5]   Investigation of gate drive strategies for high voltage GaN HEMTs [J].
Hari, Nikita ;
Long, Teng ;
Shelton, Edward .
FIRST INTERNATIONAL CONFERENCE ON POWER ENGINEERING COMPUTING AND CONTROL (PECCON-2017 ), 2017, 117 :1152-1159
[6]  
Hirose T, 2014, APPL POWER ELECT CO, P174, DOI 10.1109/APEC.2014.6803306
[7]   Characterization and Enhancement of High-Voltage Cascode GaN Devices [J].
Huang, Xiucheng ;
Liu, Zhengyang ;
Lee, Fred C. ;
Li, Qiang .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (02) :270-277
[8]   Investigation of In Situ SiN as Gate Dielectric and Surface Passivation for GaN MISHEMTs [J].
Jiang, Huaxing ;
Liu, Chao ;
Chen, Yuying ;
Lu, Xing ;
Tang, Chak Wah ;
Lau, Kei May .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (03) :832-839
[9]   Interface trap of p-type gate integrated AlGaN/GaN heterostructure field effect transistors [J].
Kim, Kyu Sang .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2017, 56 (09)
[10]  
Kotecha RM, 2017, IEEE W CONTR MODEL