Impact of leakage current in germanium channel based DMDG TFET using drain-gate underlap technique

被引:27
作者
Gracia, D. [1 ]
Nirmal, D. [1 ]
Moni, D. Jackuline [1 ]
机构
[1] Karunya Inst Technol & Sci, Dept Elect & Commun Engn, Coimbatore, Tamil Nadu, India
关键词
Gate drain underlap; Tunnel field effect transistor; Double gate; Ambipolar current; Leakage current; FIELD-EFFECT TRANSISTOR; TUNNEL FET; LOW-POWER; HIGH-SPEED; PERFORMANCE; DEVICE; CIRCUIT; OPTIMIZATION; ATTRIBUTES; MODEL;
D O I
10.1016/j.aeue.2018.09.024
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, a dual metal (DM) double-gate (DG) Tunnel Field Effect Transistor (DMDG-TFET) with drain gate underlap is proposed to overcome the challenges in conventional TFET. The ON-current (I-on), OFF current (I-off), I-on/I-off ratio, subthreshold swing (SS) and ambipolar current (I-ambi) of the proposed device with drain underlap are investigated as gate length is scaled (L-GATE) down. The proposed device gives a better suppression in leakage current and low ambipolar current. The suppressed leakage current (loft) and ambipolar current (I-ambi) are 9.49 x 10 14 A/pm and 1.95 x 10 12 A/pm respectively for a gate length (L-GATE) of 36 nm and a channel length (Lb) of 50 nm for a supply voltage of 0.5 V. Excellent switching behavior is achieved when gate length (L-GATE) is 72% of the channel length (L-ch). The proposed architecture is suitable for low power applications. (C) 2018 Elsevier GmbH. All rights reserved.
引用
收藏
页码:164 / 169
页数:6
相关论文
共 45 条
[1]   A Resonant Tunneling Nanowire Field Effect Transistor with Physical Contractions: A Negative Differential Resistance Device for Low Power Very Large Scale Integration Applications [J].
Abadi, Rouzbeh Molaei Imen ;
Saremi, Mehdi .
JOURNAL OF ELECTRONIC MATERIALS, 2018, 47 (02) :1091-1098
[2]   Controlling Ambipolar Current in Tunneling FETs Using Overlapping Gate-on-Drain [J].
Abdi, Dawit B. ;
Kumar, M. Jagadesh .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2014, 2 (06) :187-190
[3]   Performance Enhancement of Novel InAs/Si Hetero Double-Gate Tunnel FET Using Gaussian Doping [J].
Ahish, Shylendra ;
Sharma, Dheeraj ;
Kumar, Yernad Balachandra Nithin ;
Vasantha, Moodabettu Harishchandra .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) :288-295
[4]   Analysis of nanometer-scale InGaAs/InAs/InGaAs composite channel MOSFETs using high-K dielectrics for high speed applications [J].
Ajayan, J. ;
Nirmal, D. ;
Prajoon, P. ;
Pravin, J. Charles .
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2017, 79 :151-157
[5]   A review of InP/InAlAs/InGaAs based transistors for high frequency applications [J].
Ajayan, J. ;
Nirmal, D. .
SUPERLATTICES AND MICROSTRUCTURES, 2015, 86 :1-19
[6]   Tunnel FET with non-uniform gate capacitance for improved device and circuit level performance [J].
Alper, C. ;
De Michielis, L. ;
Dagtekin, N. ;
Lattanzio, L. ;
Bouvet, D. ;
Ionescu, A. M. .
SOLID-STATE ELECTRONICS, 2013, 84 :205-210
[7]   A High-Performance Inverted-C Tunnel Junction FET With Source-Channel Overlap Pockets [J].
Ashita ;
Loan, Sajad A. ;
Rafat, Mohammad .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (02) :763-768
[8]   High-Speed and Low-Power Ultradeep-Submicrometer III-V Heterojunctionless Tunnel Field-Effect Transistor [J].
Asthana, Pranav Kumar ;
Ghosh, Bahniman ;
Goswami, Yogesh ;
Tripathi, Ball Mukund Mani .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (02) :479-486
[9]   Demonstration of a Novel Two Source Region Tunnel FET [J].
Bagga, Navjeet ;
Kumar, Anil ;
Dasgupta, Sudeb .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (12) :5256-5262
[10]   Optimization of n- and p-type TFETs Integrated on the Same InAs/AlxGa1-xSb Technology Platform [J].
Baravelli, Emanuele ;
Gnani, Elena ;
Grassi, Roberto ;
Gnudi, Antonio ;
Reggiani, Susanna ;
Baccarani, Giorgio .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (01) :178-185