Self-compensating design for focus variation

被引:0
作者
Gupta, P [1 ]
Kahng, AB [1 ]
Kim, Y [1 ]
Sylvester, D [1 ]
机构
[1] Blaze DFM Inc, Sunnyvale, CA USA
来源
42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005 | 2005年
关键词
variation; layout; focus; ACLV; manufacturability; compensation;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Process variations have become a bottleneck for predictable and high-yielding IC design and fabrication. Linewidth variation (Delta L) due to defocus in a chip is largely systematic after the layout is completed, i.e., dense lines "smile" through focus while isolated (iso) lines "frown". In this paper, we propose a design flow that allows explicit compensation of focus variation, either within a cell (self-compensated cells) or across cells in a critical path (self-compensated design). Assuming that iso and dense variants are available for each library cell, we achieve designs that are more robust to focus variation. Design with a self-compensated cell library incurs similar to 11-12% area penalty while compensating for focus variation. Across-cell optimization with a mix of dense and iso cell variants incurs similar to 6-8% area overhead compared to the original cell library, while meeting timing constraints across a large range of focus variation (from 0 to 0.4um). A combination of original and iso cells provides an even better self-compensating design option, with only 1% area overhead. Circuit delay distributions are tighter with self-compensated cells and self-compensated design than with a conventional design methodology.
引用
收藏
页码:365 / 368
页数:4
相关论文
共 12 条
[1]  
BRGLEZ F, 1989, P ISCAS MAY, P695
[2]   Design sensitivities to variability: Extrapolations and assessments in nanometer VLSI [J].
Cao, Y ;
Gupta, P ;
Kahng, AB ;
Sylvester, D ;
Yang, J .
15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, :411-415
[3]  
Gupta P, 2004, DES AUT CON, P321
[4]  
Gupta P, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P681
[5]  
Kahng A. B., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P799, DOI 10.1109/DAC.1999.782137
[6]   TCAD development for lithography resolution enhancement [J].
Liebmann, LW ;
Mansfield, SM ;
Wong, AK ;
Lavin, MA ;
Leipold, WC ;
Dunham, TG .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2001, 45 (05) :651-665
[7]  
LORI AJ, 2002, P SOC PHOTO-OPT INS, V4691, P861
[8]   Within-chip variability analysis [J].
Nassif, SR .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :283-286
[9]  
NASSIF SR, P ISQED 2000, P451
[10]   Impact of systematic spatial intra-chip gate length variability on performance of high-speed digital circuits [J].
Orshansky, M ;
Milor, L ;
Chen, PH ;
Keutzer, K ;
Hu, CM .
ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, :62-67