An introduction to deep submicron CMOS for vertex applications

被引：20

作者：

Campbell, M ^{[1
]}

Anelli, G ^{[1
]}

Cantatore, E ^{[1
]}

Faccio, F ^{[1
]}

Heijne, EHM ^{[1
]}

Jarron, P ^{[1
]}

Santiard, JC ^{[1
]}

Snoeys, W ^{[1
]}

Wyllie, K ^{[1
]}

机构：

[1] CERN, Div EP, CH-1211 Geneva 23, Switzerland

来源：

NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT | 2001年 / 473卷 / 1-2期

关键词：

CMOS; readout electronics; vertex detectors;

D O I：

10.1016/S0168-9002(01)01135-4

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

Microelectronics has become a key enabling technology in the development of tracking detectors for High Energy Physics. Deep submicron CMOS is likely to be extensively used in all future tracking systems. Radiation tolerance in the Mrad region has been achieved and complete readout chips comprising many millions of transistors now exist. The choice of technology is dictated by market forces but the adoption of deep submicron CMOS for tracking applications still poses some challenges. The techniques used are reviewed and some of the future challenges are discussed. (C) 2001 Published by Elsevier Science B.V.

引用

页码：140 / 145

页数：6

共 50 条

[11] Leakage scaling in deep submicron CMOS for SoC
Lin, YS
Wu, CC
Chang, CS
Yang, RP
Chen, WM
Liaw, JJ
Diaz, CH
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (06) : 1034 - 1041
[12] Multigigahertz TSPC circuits in deep submicron CMOS
Yuan, J
Svensson, C
PHYSICA SCRIPTA, 1999, T79 : 283 - 286
[13] Interconnect strategies for deep submicron CMOS manufacture
Mark, C
Rose, K
2000 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2000, : 413 - 418
[14] Transition time modeling in deep submicron CMOS
Maurine, P
Rezzoug, M
Azemard, N
Auvergne, D
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (11) : 1352 - 1363
[15] Single event transients in deep submicron CMOS
Hass, KJ
Gambles, JW
42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 122 - 125
[16] Deep submicron CMOS technologies for the LHC experiments
Jarron, P
Anelli, G
Calin, T
Cosculluela, J
Campbell, B
Delmastro, M
Faccio, F
Giraldo, A
Heijne, E
Kloukinas, K
Letheren, M
Nicolaidis, M
Moreira, P
Paccagnella, A
Marchioro, A
Snoeys, W
Velazco, R
NUCLEAR PHYSICS B-PROCEEDINGS SUPPLEMENTS, 1999, 78 : 625 - 634
[17] Analog device design for low power mixed mode applications in deep submicron CMOS technology
Deshpande, HV
Cheng, BH
Woo, JCS
IEEE ELECTRON DEVICE LETTERS, 2001, 22 (12) : 588 - 590
[18] Channel engineering for analog device design in deep submicron CMOS technology for system on chip applications
Deshpande, HV
Cheng, BH
Woo, JCS
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (09) : 1558 - 1565
[19] A proper deep submicron MOSFET model (PDSMM) and its applications for delay modeling of CMOS inverters
Jiang, XP
Jayasumana, AP
Zhang, WJ
Chiao, S
SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 875 - 878
[20] A highly integrated cmos image sensor architecture for low voltage applications with deep submicron process
Xu, C
Zhang, WQ
Ki, WH
Chan, MS
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 699 - 702

← 1 2 3 4 5 →