A FAULT-TOLERANT LAYER FOR DYNAMICALLY RECONFIGURABLE MULTI-PROCESSOR SYSTEM-ON-CHIP

被引：5

作者：

Pham, Hung-Manh ^{[1
]}

Pillement, Sebastien ^{[1
]}

Demigny, Didier ^{[1
]}

机构：

[1] Univ Rennes 1, CAIRN IRISA INRIA, F-22300 Lannion, France

来源：

2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS | 2009年

关键词：

D O I：

10.1109/ReConFig.2009.47

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Parallel computing is an important trend of embedded system. One possible response to increasing requirements in computational power is to distribute tasks over various processors and let these processors operate in parallel. Soft-core processors and FPGAs require low Non-Recurring Engineering costs to develop such multi-processors systems. Furthermore, certain FPGAs allow dynamic partial run-time reconfiguration, but their high sensitivity to electronic defects can cause the system disfunction. This paper presents a fault-tolerant multi-processor system-on-chip based on the dynamic reconfiguration of the entire platform. Also, a modification of the standard methodology of the run-time self-reconfiguration, who facilitates the complex modular concept design, is presented in this paper.

引用

页码：284 / 289

页数：6

共 50 条

[41] Power Dissipation of the Network-on-Chip in Multi-Processor System-on-Chip Dedicated for Video Coding Applications
Milojevic, Dragomir
Montperrus, Luc
Verkest, Diederik
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (02): : 139 - 153
[42] Hybrid Hardening Approach for a Fault-Tolerant RISC-V System-On-Chip
Santos, Douglas A.
Aviles, Pablo M.
Mattos, Andre M. P.
Garcia-Valderas, Mario
Entrena, Luis
Lindoso, Almudena
Dilillo, Luigi
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2024, 71 (08) : 1722 - 1730
[43] Reconfigurable Fault-Tolerant System Sychronization
Balach, Jan
Novak, Ondrej
13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 817 - 820
[44] Fault-Tolerant Dynamically Reconfigurable NoC-based SoC
Hosseinabady, Mohammad
Nunez-Yanez, Jose
2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, : 31 - 36
[45] Design of fault-tolerant and dynamically-reconfigurable microfluidic biochips
Su, F
Chakrabarty, K
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 1202 - 1207
[46] Multi-processor System-on-Chip Design Space Exploration based on Multi-level Modeling Techniques
Mariani, Giovanni
Palermo, Gianluca
Silvano, Cristina
Zaccaria, Vittorio
2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2009, : 118 - +
[47] An asynchronous hierarchical router for networks-on-chip-based three-dimensional multi-processor system-on-chip
Lafi, Walid
Lattard, Didier
Jerrya, Ahmed
SOFTWARE-PRACTICE & EXPERIENCE, 2012, 42 (07): : 877 - 890
[48] Multi-Layer Diagnosis for Fault-Tolerant Networks-on-Chip
Schley, Gert
Dalirsani, Atefe
Eggenberger, Marcus
Hatami, Nadereh
Wunderlich, Hans-Joachim
Radetzki, Martin
IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (05) : 848 - 861
[49] GMMSO: game model-combined improved moth search optimization approach for reconfigurable asymmetric multi-processor system-on-chip architecture
Mariyappan, Isaivani
Veluchamy, Malathi
ENGINEERING OPTIMIZATION, 2023, 55 (04) : 685 - 702
[50] A Modular and Distributed Setup for Power and Performance Analysis of Multi-Processor System-on-Chip at Electronic System Level
Ayub, Muhammad Mudussir
Kreupl, Franz
2020 IEEE 39TH INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE (IPCCC), 2020,

← 1 2 3 4 5 →