A FAULT-TOLERANT LAYER FOR DYNAMICALLY RECONFIGURABLE MULTI-PROCESSOR SYSTEM-ON-CHIP

被引：5

作者：

Pham, Hung-Manh ^{[1
]}

Pillement, Sebastien ^{[1
]}

Demigny, Didier ^{[1
]}

机构：

[1] Univ Rennes 1, CAIRN IRISA INRIA, F-22300 Lannion, France

来源：

2009 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS | 2009年

关键词：

D O I：

10.1109/ReConFig.2009.47

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Parallel computing is an important trend of embedded system. One possible response to increasing requirements in computational power is to distribute tasks over various processors and let these processors operate in parallel. Soft-core processors and FPGAs require low Non-Recurring Engineering costs to develop such multi-processors systems. Furthermore, certain FPGAs allow dynamic partial run-time reconfiguration, but their high sensitivity to electronic defects can cause the system disfunction. This paper presents a fault-tolerant multi-processor system-on-chip based on the dynamic reconfiguration of the entire platform. Also, a modification of the standard methodology of the run-time self-reconfiguration, who facilitates the complex modular concept design, is presented in this paper.

引用

页码：284 / 289

页数：6

共 50 条

[31] System-on-chip oriented fault-tolerant sequential systems implementation methodology
Pontarelli, S
Cardarilli, GC
Malvoni, A
Ottavi, M
Re, M
Salsano, A
2001 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2001, : 455 - 460
[32] Reliability analysis of a fault-tolerant RISC-V system-on-chip
Santos, Douglas Almeida
Luza, Lucas Matana
Dilillo, Luigi
Zeferino, Cesar Albenes
Melo, Douglas Rossi
MICROELECTRONICS RELIABILITY, 2021, 125
[33] Enhancing Fault Awareness and Reliability of a Fault-Tolerant RISC-V System-on-Chip
Santos, Douglas A.
Mattos, Andre M. P.
Melo, Douglas R.
Dilillo, Luigi
ELECTRONICS, 2023, 12 (12)
[34] Fault-Tolerant Average Execution Time Optimization for General-Purpose Multi-Processor System-On-Chips
Vayrynen, Mikael
Singh, Virendra
Larsson, Erik
DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 484 - +
[35] Secure Virtualization within a Multi-processor Soft-Core System-on-Chip Architecture
Biedermann, Alexander
Stoettinger, Marc
Chen, Lijing
Huss, Sorin A.
RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2011, 6578 : 385 - 396
[36] A Mapping Flow for Dynamically Reconfigurable Multi-Core System-on-Chip Design
Beretta, Ivan
Rana, Vincenzo
Atienza, David
Sciuto, Donatella
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (08) : 1211 - 1224
[37] Research on task allocation of multimedia applications onto heterogeneous multi-processor system-on-chip
Zhao, Peng
Shen, Bilong
Wang, Dawei
Xiong, Zhihui
Li, Sikun
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2010, 22 (10): : 1671 - 1678
[38] A dynamically reconfigurable system-on-chip for implementing wireless MACs
Nabi, Syed Waqar
Wells, Cade C.
Vanderbauwhede, Wim
2007 PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2007, : 37 - +
[39] Power Dissipation of the Network-on-Chip in Multi-Processor System-on-Chip Dedicated for Video Coding Applications
Dragomir Milojevic
Luc Montperrus
Diederik Verkest
Journal of Signal Processing Systems, 2009, 57 : 139 - 153
[40] A power-efficient methodology for mapping applications on Multi-processor System-on-Chip architectures
Beltrame, Giovanni
Sciuto, Donatella
Silvano, Cristina
VLSI-SOC: RESEARCH TRENDS IN VLSI AND SYSTEMS ON CHIP, 2008, : 177 - 196

← 1 2 3 4 5 →