Hybrid-type CAM design for both power and performance efficiency

被引:53
作者
Chang, Yen-Jen [1 ]
Liao, Yuan-Hong [1 ]
机构
[1] Natl Chung Hsing Univ, Dept Comp Sci & Engn, Taichung 402, Taiwan
关键词
content-addressable memory (CAM); hybrid-type CAM; NAND-type CAM; NOR-type CAM;
D O I
10.1109/TVLSI.2008.2000595
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Content-addressable memory (CAM) is a hardware table that can compare the search data with all the stored data in parallel. Due to the parallel comparison feature where a large amount of transistors are active on each lookup, however, the power consumption of CAM is usually considerable. This paper presents a hybrid-type CAM design which aims to combine the performance advantage of the NOR-type CAM with the power efficiency of the NAND-type CAM. In our design, a CAM word is divided into two segments, and then all the CAM cells are decoupled from the match line. By minimizing both the match line capacitances and switching activities, our design can largely reduce the power consumption of CAM. The experimental results show that the hybrid-type CAM can reduce the search energy consumption by roughly 89% compared to the traditional NOR-type CAM. Because the hybrid-type CAM provides a fast pull-down path to speed up the lightweight match line discharge, the search performance of our design is even better than that of the traditional NOR-type CAM.
引用
收藏
页码:965 / 974
页数:10
相关论文
共 11 条
[1]   A mismatch-dependent power allocation technique for match-line sensing in content-addressable memories [J].
Arsovski, I ;
Sheikholeslami, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (11) :1958-1966
[2]   Zero-aware asymmetric SRAM cell for reducing cache power in writing zero [J].
Chang, YJ ;
Lai, FP ;
Yang, CL .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (08) :827-836
[3]  
Cheng KH, 2004, 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, P629
[4]  
Efthymiou A, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P136, DOI 10.1109/LPE.2002.1029577
[5]  
Juan T, 1997, 1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, P196, DOI 10.1109/LPE.1997.621281
[6]   A low-power precomputation-based fully parallel content-addressable memory [J].
Lin, CS ;
Chang, JC ;
Liu, BD .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (04) :654-662
[7]   A design for high-speed low-power CMOS fully parallel content-addressable memory macros [J].
Miyatake, H ;
Tanaka, M ;
Mori, Y .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (06) :956-968
[8]   Peak power minimization through datapath scheduling [J].
Mohanty, SP ;
Ranganathan, N ;
Chappidi, SK .
ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, :121-126
[9]   Content-addressable memory (CAM) circuits and architectures: A tutorial and survey [J].
Pagiamtzis, K ;
Sheikholeslami, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (03) :712-727
[10]   A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme [J].
Pagiamtzis, K ;
Sheikholeslami, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (09) :1512-1519