共 50 条
- [1] Improvements in SOVA-based decoding for turbo codes ICC'97: 1997 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS - TOWARDS THE KNOWLEDGE MILLENNIUM, CONFERENCE RECORD - VOLS 1-3, 1997, : 1473 - 1478
- [3] Pipelined parallel architectures for high throughput turbo decoding 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1116 - +
- [4] High-throughput Block Turbo Decoding: From Full-parallel Architecture to FPGA Prototyping Journal of Signal Processing Systems, 2009, 57 : 349 - 361
- [5] Memory-Reduced Maximum A Posteriori Probability Decoding for High-Throughput Parallel Turbo Decoders Circuits, Systems, and Signal Processing, 2016, 35 : 2832 - 2854
- [7] High-throughput Block Turbo Decoding: From Full-parallel Architecture to FPGA Prototyping JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (03): : 349 - 361