Further Improvements in SOVA for High-Throughput Parallel Turbo Decoding

被引:9
|
作者
Martin-Vega, F. J. [1 ]
Blanquez-Casado, F. [1 ]
Lopez-Martinez, F. J. [1 ]
Gomez, Gerardo [1 ]
Entrambasaguas, J. Tomas [1 ]
机构
[1] Univ Malaga, Dept Ingn Comunicac, E-29071 Malaga, Spain
关键词
BISOVA; LTE; max-log-MAP; parallel decoding; SOVA; turbo codes;
D O I
10.1109/LCOMM.2014.2371041
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
In this letter, we present two mechanisms based on soft-output Viterbi algorithm (SOVA) technique that achieve a performance close to maximum a posteriori (MAP) decoding. First, we propose a new technique called alternating direction SOVA, which allows for improving the performance of SOVA in similar terms as bidirectional SOVA while barely affecting the area complexity. Then, we introduce the idea of parallel turbo decoding based on path metric/state border exchange. Unlike other techniques, overlapping between adjacent subblocks is not required, thus reducing the decoding latency dramatically. We evaluate their performance in the context of 3GPP-LTE, showing that the combination of both mechanisms achieves a BER performance close to parallel MAP decoding while having a lower complexity.
引用
收藏
页码:6 / 9
页数:4
相关论文
共 50 条
  • [1] Improvements in SOVA-based decoding for turbo codes
    Lin, L
    Cheng, RS
    ICC'97: 1997 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS - TOWARDS THE KNOWLEDGE MILLENNIUM, CONFERENCE RECORD - VOLS 1-3, 1997, : 1473 - 1478
  • [2] Efficient Parallel Turbo-Decoding for High-Throughput Wireless Systems
    Roth, Christoph
    Belfanti, Sandro
    Benkeser, Christian
    Huang, Qiuting
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (06) : 1824 - 1835
  • [3] Pipelined parallel architectures for high throughput turbo decoding
    Lou, Xizhong
    Chen, Yanmin
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1116 - +
  • [4] High-throughput Block Turbo Decoding: From Full-parallel Architecture to FPGA Prototyping
    Camille Leroux
    Christophe Jégo
    Patrick Adde
    Michel Jézéquel
    Journal of Signal Processing Systems, 2009, 57 : 349 - 361
  • [5] Memory-Reduced Maximum A Posteriori Probability Decoding for High-Throughput Parallel Turbo Decoders
    Rahul Shrestha
    Roy Paily
    Circuits, Systems, and Signal Processing, 2016, 35 : 2832 - 2854
  • [6] Memory-Reduced Maximum A Posteriori Probability Decoding for High-Throughput Parallel Turbo Decoders
    Shrestha, Rahul
    Paily, Roy
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2016, 35 (08) : 2832 - 2854
  • [7] High-throughput Block Turbo Decoding: From Full-parallel Architecture to FPGA Prototyping
    Leroux, Camille
    Jego, Christophe
    Adde, Patrick
    Jezequel, Michel
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (03): : 349 - 361
  • [8] Immediate Exchange of Extrinsic Information for High-Throughput Turbo Decoding
    Yoo, Injae
    Kim, Bongjin
    Park, In-Cheol
    IEEE COMMUNICATIONS LETTERS, 2012, 16 (12) : 2048 - 2051
  • [9] Contention-free interleavers for high-throughput turbo decoding
    Nimbalker, Ajit
    Blankenship, T. Keith
    Classon, Brian
    Fuja, Thomas E.
    Costello, Daniel J., Jr.
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2008, 56 (08) : 1258 - 1267
  • [10] Improvements in SOVA-based decoding for turbo-coded storage channels
    Ghrayeb, A
    Huang, CX
    IEEE TRANSACTIONS ON MAGNETICS, 2005, 41 (12) : 4435 - 4442