A universal low-noise analog receiver baseband in 65-nm CMOS

被引：1
|
作者：
Tekin, Ahmet [1 ,2 ]
Elwan, Hassan [1 ]
Pedrotti, Kenneth [2 ]
机构：
[1] Newport Media Inc, Lake Forest, CA 92630 USA
[2] Univ Calif Santa Cruz, Dept Elect & Comp Engn, Santa Cruz, CA 95064 USA
来源：
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2010年 / 65卷 / 02期
关键词：
Low-noise receiver; Noise-shaping blocker filtering; Frequency dependent negative resistance (FDNR); Post mixer amplifier (PMA); Variable gain amplifier (VGA); CONTINUOUS-TIME FILTER; MULTISTANDARD; REALIZATION; BLUETOOTH; TUNER;
D O I：
10.1007/s10470-010-9483-7
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, a novel universal receiver baseband approach is introduced. The chain includes a post-mixer noise shaping blocker pre-filter, a programmable-gain post mixer amplifier (PMA) with blocker suppression, a differential ramp-based novel linear-in-dB variable gain amplifier and a Sallen-Key output buffer. The 1.2-V chain is implemented in a 65-nm CMOS process, occupying a die area of 0.45 mm(2). The total power consumption of the baseband chain is 11.5 mW. The device can be tuned across a bandwidth of 700-KHz to 5.2-MHz with 20 kHz resolution and is tested for two distinct mobile-TV applications; integrated services digital broadcasting-terrestrial ISDB-T (3-segment f (c) = 700 kHz) and digital video broadcasting-terrestrial/handheld (DVB-T/H f (c) = 3.8 MHz). The measured IIP3 of the whole chain for the adjacent blocker channel is 24.2 and 24 dBm for the ISDB-T and DVB-T/H modes, respectively. The measured input-referred noise density is 10.5 nV/sqrtHz in DVB-T/H mode and 14.5 nV/sqrtHz in ISDB-T mode.
引用
收藏
页码：225 / 238
页数：14
相关论文
共 50 条
  • [41] A Low Power Analog Baseband for IoT Applications in 40 nm CMOS
    Tan, Yi
    Liu, Zexue
    Liu, Junhua
    Liao, Huailin
    2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
  • [42] A 17-to-24 GHz Low-Power Variable-Gain Low-Noise Amplifier in 65-nm CMOS for Phased-Array Receivers
    Majid Yaghoobi
    Mohammad Yavari
    Hassan Ghafoorifard
    Circuits, Systems, and Signal Processing, 2019, 38 : 5448 - 5466
  • [43] A 17-to-24 GHz Low-Power Variable-Gain Low-Noise Amplifier in 65-nm CMOS for Phased-Array Receivers
    Yaghoobi, Majid
    Yavari, Mohammad
    Ghafoorifard, Hassan
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (12) : 5448 - 5466
  • [44] A reconfigurable dual-band low noise amplifier for 5G in 65-nm CMOS
    Wen, Jincai
    Yu, Meng
    ELECTRONICS LETTERS, 2023, 59 (11)
  • [45] A 2.4 GHz 87 μW low-noise amplifier in 65 nm CMOS for IoT applications
    Wu, Jingwei
    Guo, Benqing
    Wang, Huifen
    Liu, Haifeng
    Li, Lei
    Zhou, Wanting
    MODERN PHYSICS LETTERS B, 2021, 35 (32):
  • [46] Introducing 65 nm CMOS technology in low-noise read-out of semiconductor detectors
    Manghisoni, M.
    Gaioni, L.
    Ratti, L.
    Re, V.
    Traversi, G.
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2010, 624 (02): : 373 - 378
  • [47] 60-GHz Receiver and Transmitter Front-Ends in 65-nm CMOS
    Karkkainen, Mikko
    Varonen, Mikko
    Sandstrom, Dan
    Halonen, Kari A. I.
    2009 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-3, 2009, : 577 - 580
  • [48] A wideband W-band receiver front-end in 65-nm CMOS
    Khanpour, Mehdi
    Tang, Keith W.
    Garcia, Patrice
    Voinigescu, Sorin P.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (08) : 1717 - 1730
  • [49] An integrated low power CMOS baseband analog design for direct conversion receiver
    Lee, M
    Kwon, I
    Lee, K
    ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 79 - 82
  • [50] A 900-MHz Direct Delta-Sigma Receiver in 65-nm CMOS
    Koli, Kimmo
    Kallioinen, Sami
    Jussila, Jarkko
    Sivonen, Pete
    Parssinen, Aarno
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (12) : 2807 - 2818
12345