A Novel Flow Control Mechanism to Avoid Multi-Point Progressive Blocking in Hard Real-Time Priority-Preemptive NoCs

被引:7
作者
Burns, A. [1 ]
Indrusiak, L. S. [1 ]
Smirnov, N. [1 ]
Harrison, J. [1 ]
机构
[1] Univ York, Dept Comp Sci, York, N Yorkshire, England
来源
2020 IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2020) | 2020年
关键词
NETWORKS-ON-CHIP;
D O I
10.1109/RTAS48715.2020.00-11
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The recently uncovered problem of multi-point progressive blocking (MPB) has significantly increased the complexity of schedulability analysis of priority-preemptive wormhole networks-on-chip. While state-of-the-art analysis is currently deemed safe, there is still significant inherent pessimism when it comes to considering backpressure issues caused by downstream indirect interference. In this paper, we attempt to simplify the problem by considering a novel flow control protocol that can avoid backpressure issues, enabling simpler schedulability analysis approaches to be used. Rather than construct the analysis to fit the protocol, we modify the protocol so that effective analysis applies. We describe the changes to a baseline wormhole router in order to implement the proposed protocol, and comment on the impact on hardware overheads. We also examine the number of routers that actually require these changes. Comparative analysis of FPGA implementations show that the hardware overheads of the proposed NoC router are comparable or lower than those of the baseline, while analytical comparison shows that the proposed approach can guarantee schedulability in up to 77% more cases.
引用
收藏
页码:137 / 147
页数:11
相关论文
共 34 条
[1]  
[Anonymous], 2016, P 2016 REAL TIM EMB
[2]  
AUDSLEY NC, 1993, COMPUT SYST SCI ENG, V8, P80
[3]  
Becker DU, 2012, PR IEEE COMP DESIGN, P419, DOI 10.1109/ICCD.2012.6378673
[4]   A survey of research and practices of network-on-chip [J].
Bjerregaard, Tobias ;
Mahadevan, Shankar .
ACM COMPUTING SURVEYS, 2006, 38 (01) :1-51
[5]   QNoC: QoS architecture and design process for network on chip [J].
Bolotin, E ;
Cidon, I ;
Ginosar, R ;
Kolodny, A .
JOURNAL OF SYSTEMS ARCHITECTURE, 2004, 50 (2-3) :105-128
[6]   A Wormhole NoC Protocol for Mixed Criticality Systems [J].
Burns, A. ;
Harbin, J. ;
Indrusiak, L. S. .
2014 IEEE 35TH REAL-TIME SYSTEMS SYMPOSIUM (RTSS 2014), 2014, :184-195
[7]  
Dally W. J., 2004, Principles and practices of interconnection networks
[8]  
Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
[9]   AEthereal network on chip: Concepts, architectures, and implementations [J].
Goossens, K ;
Dielissen, J ;
Radulescu, A .
IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (05) :414-421
[10]   Feasibility test for real-time communication using wormhole routing [J].
Hary, SL ;
Ozguner, F .
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1997, 144 (05) :273-278