A Design of low power Adders

被引：0
|
作者：
Priya, S. Sridevi Sathya [2 ]
Raju, Benita Poul [1 ]
Benita, B.
Dharani
机构：
[1] Karunya Inst Technol, Dept Elect Technol, Coimbatore, Tamil Nadu, India
[2] Karunya Univ, Dept Elect Technol, Coimbatore, Tamil Nadu, India
来源：
2018 4TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) | 2018年
关键词：
low power adder; adder; Carry generators; power consumption; multiplexers;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The low power adder is designed in this paper using Carry-Select Modified-Tree(CSMT) adder for fast carry generation and for binary addition. The results are analyzed and the performances are compared. This adder makes the use of multiplexers.The greatest advantage of this adder is that it uses very few multiplexers and consumes least amount of energy for specified latency. Cany-select addition is used in the architecture. The adder is implemented using Multiplexer block and longer carry-select adders are be replaced by modified tree structure to maintain the multiplexer complexity. The CSMT architecture in adder can reduce the multiplexer complexity.By using this concept the 38% power is reduced when compared to the conventional adder.
引用
收藏
页码：245 / 249
页数：5
相关论文
共 50 条
  • [1] Low power adders design for portable video terminal
    Lin, Chien-Hung
    Yi, Shu-Chung
    Chen, Jin-Jia
    2008 FOURTH INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, PROCEEDINGS, 2008, : 651 - 654
  • [2] DESIGN OF ULTRA LOW POWER MULTIPLIERSUSING HYBRID ADDERS
    Pardhu, Thottempudi
    Reddy, N. Alekhya
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 49 - 54
  • [3] An Analysis of Parallel Prefix Adders Regarding the Design of Low-Power Data Oriented Adders
    Brzozowski, Ireneusz
    2018 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS (ICSES 2018), 2018, : 7 - 12
  • [4] Design of low power approximate floating-point adders
    Omidi, Reza
    Sharifzadeh, Sepehr
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (01) : 185 - 195
  • [5] Design and Implementation of Imprecise Adders for Low-Power Applications
    Manga, N. Alivelu
    Nikhila, Varala Pasula
    ADVANCES IN SIGNAL PROCESSING AND COMMUNICATION ENGINEERING, ICASPACE 2021, 2022, 929 : 205 - 213
  • [6] SERF and Modified SERF Adders for Ultra Low Power Design Techniques
    Mohanraj, S.
    Maheswari, M.
    INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 639 - 645
  • [7] A new cell for low power adders
    AbuShama, E
    Bayoumi, M
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 49 - 52
  • [8] LOW-POWER DESIGN TECHNIQUES FOR HIGH-PERFORMANCE CMOS ADDERS
    KO, UM
    BALSARA, PT
    LEE, W
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (02) : 327 - 333
  • [9] A structured approach for designing low power adders
    Shams, AM
    Bayoumi, MA
    THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 757 - 761
  • [10] An efficient low power basic cell for adders
    AbuShama, E
    Elchouemi, A
    Sayed, S
    Bayoumi, M
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 306 - 309
12345