Design of an Energy-Efficient Asynchronous NoC and Its Optimization Tools for Heterogeneous SoCs

被引：16

作者：

Gebhardt, Daniel ^{[1
]}

You, Junbok ^{[2
]}

Stevens, Kenneth S. ^{[3
]}

机构：

[1] Univ Utah, Sch Comp, Salt Lake City, UT 84111 USA

[2] Texas Instruments Inc, Dallas, TX 75243 USA

[3] Univ Utah, Dept Elect & Comp Engn, Salt Lake City, UT 84111 USA

来源：

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2011年 / 30卷 / 09期

基金：

美国国家科学基金会;

关键词：

Application-specific; asynchronous design; embedded; GALS; low-power; network-on-chip; system-on-chip; ON-CHIP; NETWORK; INTERCONNECT;

D O I：

10.1109/TCAD.2011.2149870

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The energy usage of on-chip interconnects is a concern for many system-on-chips targeting portable battery-powered devices. We have designed and evaluated a network-on-chip (NoC) for such an application, including tools to optimize for power and communication latency. Our asynchronous (clockless) network operates with efficient two-phase bundled-data links and four-phase routers. The topology and router floorplan is determined by our tool, ANetGen, which optimizes the network for energy and latency using simulated annealing and force-directed placement methods. We compare our solutions against a traditional synchronous NoC as specified by the COSI-2.0 framework and ORION 2.0 router and wire energy models. Traffic is simulated with SystemC functional models, and messages are generated with a "bursty" self-similar b-model. Results indicate our asynchronous network was more energy-efficient, lower in area, and provided comparable or superior message latency.

引用

页码：1387 / 1399

页数：13

共 47 条

[41]

Thid R, 2006, DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P681

[42] A Reconfigurable Source-Synchronous On-Chip Network for GALS Many-Core Platforms [J].

Tran, Anh Thien ;

Truong, Dean Nguyen ;

Baas, Bevan .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (06) :897-910

[43]

van der Tol EB, 2002, PROC SPIE, V4674, P1

[44] On-chip traffic modeling and synthesis for MPEG-2 video applications [J].

Varatkar, GV ;

Marculescu, R .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (01) :108-119

[45] Data mining meets performance evaluation: Fast algorithms for Modeling bursty traffic [J].

Wang, MZ ;

Madhyastha, T ;

Chan, NH ;

Papadimitriou, S ;

Faloutsos, C .

18TH INTERNATIONAL CONFERENCE ON DATA ENGINEERING, PROCEEDINGS, 2002, :507-516

[46] Automatic Synthesis of Computation Interference Constraints for Relative Timing Verification [J].

Xu, Yang ;

Stevens, Kenneth S. .

2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2009, :16-22

[47] Bandwidth Optimization in Asynchronous NoCs by Customizing Link Wire Length [J].

You, Junbok ;

Gebhardt, Daniel ;

Stevens, Kenneth S. .

2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, :455-461

← 1 2 3 4 5 →