A Multi-Processor NoC platform applied on the 802.11i TKIP cryptosystem

被引：0

作者：

Lee, Jung-Ho ^{[1
]}

Yoon, Sung-Rok ^{[1
]}

Pyun, Kwang-Eui ^{[1
]}

Park, Sin-Chong ^{[1
]}

机构：

[1] Informat & Commun Univ, Taejon 305732, South Korea

来源：

2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2008年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Since 2001, there have been a myriad of papers on systematic analysis of Multi-Processor System on Chip (MPSoC) and Network on Chip (NoC). Nevertheless, we only have a few of their practical application. Till now, main interest of researchers has been to adapt NoC to the communication intensive multimedia system like H.263. However, this paper attempts to expand the domain of NoC platform to one of the wireless security algorithms (TKIP), because its inter-component transaction pattern shows considerable characteristic for NoC. This paper consists of the explanation on operational sequence of the algorithm in chosen architecture and the brief illustration of important composing NoC blocks (Network Interface, Router).

引用

页码：567 / 570

页数：4

共 31 条

[21] Multi-processor system-level synthesis for multiple applications on platform FPGA [J].

Kumar, Akash ;

Fernando, Shakith ;

Ha, Yajun ;

Mesman, Bart ;

Corporaal, Henk .

2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, :92-97

[22] Element-free Galerkin method applied to acoustics: multi-processor assembly algorithm [J].

Lacroix, V ;

Suleau, S ;

Bouillard, P .

NOISE AND VIBRATION ENGINEERING, VOLS 1 - 3, PROCEEDINGS, 2001, :1457-1463

[23] Embedding of a Real Time Image Stabilization Algorithm on SoPC Platform, a Chip Multi-processor Approach [J].

Derutin, Jean Pierre ;

Damez, Lionel ;

Landrault, Alexis .

ADVANCED CONCEPTS FOR INTELLIGENT VISION SYSTEMS, PROCEEDINGS, 2008, 5259 :157-169

[24] Case study : System level design for architecture exploration of multi-processor based SoC platform [J].

Yoon, Sung-Rok ;

Park, Sin-Chong .

2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4, 2006, :3154-3157

[25] Platform-scalable task partition and multilevel buffering in multi-processor plessey corner detector [J].

Yu, Guan ;

Lafruit, Gauthier ;

Schelkens, Peter .

SEVENTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2007, :120-+

[26] Load Balancing for Data-Parallel Applications on Network-on-Chip enabled Multi-Processor Platform [J].

Yang, Jungsook ;

Chun, Chuny ;

Bagherzadeh, Nader ;

Lee, Seung Eun .

PROCEEDINGS OF THE 19TH INTERNATIONAL EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2011, :439-446

[27] Mapping of 40 MHz MIMO SDM-OFDM baseband processing on multi-processor SDR platform [J].

Palkovic, M. ;

Cappelle, H. ;

Glassee, M. ;

Bougard, B. ;

Van der Perre, L. .

2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS, 2008, :86-91

[28] Platform independent debug port controller architecture with security protection for multi-processor system-on-chip ICs [J].

Akselrod, Dimitry ;

Ashkenazi, Asaf ;

Amon, Yossi .

2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, :1365-+

[29] 一种用于Multi-Processor测量系统的NOC结构的路由节点设计及性能评估 [J].

武畅 ;

李玉柏 ;

彭启琮 .

电子测量与仪器学报, 2008, (05) :101-106

[30] Platform independent overall security architecture in multi-processor system-on-chip integrated circuits for use in mobile phones and handheld devices [J].

Ashkenazi, A. ;

Akselrod, D. .

COMPUTERS & ELECTRICAL ENGINEERING, 2007, 33 (5-6) :407-424

← 1 2 3 4 →