A High-Swing 45 Gb/s Hybrid Voltage and Current-Mode PAM-4 Transmitter in 28 nm CMOS FDSOI

被引:45
作者
Bassi, Matteo [1 ]
Radice, Francesco [3 ]
Bruccoleri, Melchiorre [3 ]
Erba, Simone [4 ]
Mazzanti, Andrea [2 ]
机构
[1] Univ Pavia, Analog Integrated Circuits Lab, Pavia, Italy
[2] Univ Pavia, Pavia, Italy
[3] STMicroelectronics, Cornaredo, Italy
[4] STMicroelectronics, Pavia, Italy
关键词
Feed-forward equalizer; PAM-4; SerDes; transmitter; wireline; FIR EQUALIZER; TRANSCEIVER; DESIGN; SERDES; DFE;
D O I
10.1109/JSSC.2016.2598223
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Pushed by the ever-increasing demand of high-speed connectivity, next generation 400 Gb/s electrical links are targeting PAM-4 modulation to limit channel loss and preserve link budget. Compared to NRZ, a higher amplitude is desirable to counteract the 1/3 reduction of PAM-4 vertical eye opening. However, linearity is also key, and PAM-4 levels must be precisely spaced to preserve the horizontal eye opening advantage it has over NRZ. This paper presents a 45 Gb/s PAM-4 transmitter able to deliver a very large output swing with enhanced linearity and state-of-the-art efficiency. Built around a hybrid combination of current-mode and voltage-mode topologies, the driver is embedded into a 4-taps 5-bits feed-forward equalizer (FFE), and allows tuning the output impedance to ensure good source termination. Implemented in 28 nm CMOS FDSOI process, the full transmitter includes a half-rate serializer, duty-cycle correction circuit, >> 2 kV HBM ESD diodes, and delivers a full swing of 1.3 Vppd at 45 Gb/s, while drawing only 120 mA from 1 V supply. The power efficiency is similar to 2 times better than previously reported PAM-4 transmitters.
引用
收藏
页码:2702 / 2715
页数:14
相关论文
共 28 条
[1]  
[Anonymous], 2015, IEEE INT SOLID STATE
[2]  
Bassi M, 2016, ISSCC DIG TECH PAP I, V59, P66, DOI 10.1109/ISSCC.2016.7417909
[3]   A 28-Gb/s 4-Tap FFE/15-Tap DFE Serial Link Transceiver in 32-nm SOI CMOS Technology [J].
Bulzacchelli, John F. ;
Menolfi, Christian ;
Beukema, Troy J. ;
Storaska, Daniel W. ;
Hertle, Juergen ;
Hanson, David R. ;
Hsieh, Ping-Hsuan ;
Rylov, Sergey V. ;
Furrer, Daniel ;
Gardellini, Daniele ;
Prati, Andrea ;
Morf, Thomas ;
Sharma, Vivek ;
Kelkar, Ram ;
Ainspan, Herschel A. ;
Kelly, William R. ;
Chieco, Leonard R. ;
Ritter, Glenn A. ;
Sorice, John A. ;
Garlett, Jon D. ;
Callan, Robert ;
Braendli, Matthias ;
Buchmann, Peter ;
Kossel, Marcel ;
Toifl, Thomas ;
Friedman, Daniel J. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (12) :3232-3248
[4]  
Cui D, 2016, ISSCC DIG TECH PAP I, V59, P58
[5]  
Dettloff Wayne D., 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P370, DOI 10.1109/ISSCC.2010.5433825
[6]  
Elhadidy Osama, 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits), pC224, DOI 10.1109/VLSIC.2015.7231265
[7]   A 0.3-μm CMOS 8-Gb/s 4-PAM serial link transceiver [J].
Farjad-Rad, R ;
Yang, CKK ;
Horowitz, MA ;
Lee, TH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (05) :757-764
[8]  
Frans Y, 2016, ISSCC DIG TECH PAP I, V59, P68, DOI 10.1109/ISSCC.2016.7417910
[9]   A 16-Gb/s Backplane Transceiver With 12-Tap Current Integrating DFE and Dynamic Adaptation of Voltage Offset and Timing Drifts in 45-nm SOI CMOS Technology [J].
Gangasani, Gautam R. ;
Hsu, Chun-Ming ;
Bulzacchelli, John F. ;
Rylov, Sergey ;
Beukema, Troy ;
Freitas, David ;
Kelly, William ;
Shannon, Michael ;
Qi, Jieming ;
Xu, Hui H. ;
Natonio, Joseph ;
Rasmus, Todd ;
Guo, Jong-Ru ;
Wielgos, Michael ;
Garlett, Jon ;
Sorna, Michael A. ;
Meghelli, Mounir .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (08) :1828-1841
[10]  
Gopalakrishnan K, 2016, ISSCC DIG TECH PAP I, V59, P62, DOI 10.1109/ISSCC.2016.7417907