Open Portable Trusted Execution Environment framework for RISC-V

被引:3
|
作者
Boubakri, Marouene [1 ,2 ]
Chiatante, Fausto [1 ]
Zouari, Belhassen [2 ]
机构
[1] NXP, Syst & Applicat Engn, Sophia Antipolis, France
[2] Univ Carthage, Mediatron Lab, SupCom, Tunis, Tunisia
来源
2021 IEEE 19TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC 2021) | 2021年
关键词
risc-v; trusted execution environment; tee; op-tee; enclave; trusted computing; trusted operating system;
D O I
10.1109/EUC53437.2021.00015
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A Trusted Execution Environment (TEE) is a relatively new technology that provides hardware-enforced isolation within a processor allowing an application to run in a separate execution area called an enclave. It aims to increase the protection level and defenses against the exploitation of software flaws. This way, if the system gets compromised, the attacker cannot access the user's important assets. A recent trend in TEE development is the transition from vendor-controlled, single-purpose TEEs to open TEEs that host Trusted Applications (FAs) from multiple sources with various use-cases in mind. This transition has created a TA ecosystem that provides more robust and customized security to applications and rich operating systems such as Linux and Android. TEEs are widely deployed, especially on consumer devices whose processors are based on the ARM architecture. As an increasing number of vendors now plans to adopt the RISC-V architecture in their products, defining an approach to reuse the existing TAs is needed. This paper aims to port the OP-TEE framework to RISC-V to incorporate various software components, including middle-ware, security stacks, tools, and community support, with the final goal of moving RISC-V forward.
引用
收藏
页码:39 / 46
页数:8
相关论文
共 50 条
  • [1] Cryptographic Accelerators for Trusted Execution Environment in RISC-V processors
    Hoang, Trong-Thuc
    Duran, Ckristian
    Tsukamoto, Akira
    Suzaki, Kuniyasu
    Pham, Cong-Kha
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [2] An seL4-based Trusted Execution Environment on RISC-V
    de Matos, Everton
    Lunardi, Willian Tessaro
    Ukkonen, Jouni
    Salminen, Tero
    20TH INTERNATIONAL WIRELESS COMMUNICATIONS & MOBILE COMPUTING CONFERENCE, IWCMC 2024, 2024, : 712 - 717
  • [3] A cross-process Spectre attack via cache on RISC-V processor with trusted execution environment
    Le, Anh-Tien
    Hoang, Trong-Thuc
    Dao, Ba-Anh
    Tsukamoto, Akira
    Suzaki, Kuniyasu
    Pham, Cong-Kha
    COMPUTERS & ELECTRICAL ENGINEERING, 2023, 105
  • [4] A Trusted Execution Environment RISC-V System-on-Chip Compatible with Transport Layer Security 1.3
    Kieu-Do-Nguyen, Binh
    Nguyen, Khai-Duy
    Dang, Tuan-Kiet
    The Binh, Nguyen
    Pham-Quoc, Cuong
    Tran, Ngoc-Thinh
    Pham, Cong-Kha
    Hoang, Trong-Thuc
    ELECTRONICS, 2024, 13 (13)
  • [5] Oblivious Demand Paging with Ring ORAM in RISC-V Trusted Execution Environments
    Cai, Wenjing
    Zhu, Ziyuan
    Liu, Yuxin
    Zhang, Yusha
    Cheng, Xu
    PROCEEDINGS OF THE 2024 27 TH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, CSCWD 2024, 2024, : 1740 - 1745
  • [6] TS-Perf: General Performance Measurement of Trusted Execution Environment and Rich Execution Environment on Intel SGX, Arm TrustZone, and RISC-V Keystone
    Suzaki, Kuniyasu
    Nakajima, Kenta
    Oi, Tsukasa
    Tsukamoto, Akira
    IEEE ACCESS, 2021, 9 : 133520 - 133530
  • [7] Trusted Hart for Mobile RISC-V Security
    Ushakov, V.
    Sovio, S.
    Qi, Q.
    Nayani, V.
    Manea, V.
    Ginzboorg, P.
    Ekberg, J. E.
    2022 IEEE INTERNATIONAL CONFERENCE ON TRUST, SECURITY AND PRIVACY IN COMPUTING AND COMMUNICATIONS, TRUSTCOM, 2022, : 1587 - 1596
  • [8] RISC-V Power Analysis Attack Mitigation in a GPU Execution Framework
    Lungu, Nelson
    Dash, Bibhuti Bhusan
    Mishra, Manoj Ranjan
    Pattnayak, Parthasarathi
    Gourisaria, Mahendra Kumar
    Patra, Sudhansu Shekhar
    2024 SECOND INTERNATIONAL CONFERENCE ON INTELLIGENT CYBER PHYSICAL SYSTEMS AND INTERNET OF THINGS, ICOICI 2024, 2024, : 512 - 517
  • [9] HECTOR-V: A Heterogeneous CPU Architecture for a Secure RISC-V Execution Environment
    Nasahl, Pascal
    Schilling, Robert
    Werner, Mario
    Mangard, Stefan
    ASIA CCS'21: PROCEEDINGS OF THE 2021 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, 2021, : 187 - 199
  • [10] Execution at RISC: Stealth JOP Attacks on RISC-V Applications
    Buckwell, Loic
    Gilles, Olivier
    Perez, Daniel Gracia
    Kosmatov, Nikolai
    COMPUTER SECURITY. ESORICS 2023 INTERNATIONAL WORKSHOPS, CPS4CIP, PT II, 2024, 14399 : 377 - 391