Research challenges for on-chip interconnection networks

被引：270
|
作者：
Owens, John D. [1 ]
Dally, William J.
Ho, Ron
Jayasimha, D. N.
Keckler, Stephen W.
Peh, Li-Shiuan
机构：
[1] Univ Calif Davis, Davis, CA 95616 USA
[2] Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA
[3] Sun Microsyst Inc, Menlo Pk, CA USA
[4] Univ Texas, Austin, TX 78712 USA
来源：
IEEE MICRO | 2007年 / 27卷 / 05期
基金：
美国国家科学基金会;
关键词：
Embedded systems; Interconnection networks; Multicore architectures; Network on chip; On-chip interconnection networks; System on chip;
D O I：
10.1109/MM.2007.4378787
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
On-chip interconnection networks are rapidly becoming a key enabling technology for commodity multicore processors and SOCs common in consumer embedded systems. Last year, The National Science Foundation initiated a workshop that addressed upcoming research issues in OCIN technology, design, and implementation and set a direction for researchers in the field.
引用
收藏
页码：96 / 108
页数：13
相关论文
共 50 条
  • [41] Two-Level FIFO Buffer Design for Routers in On-Chip Interconnection Networks
    Huang, Po-Tsang
    Hwang, Wei
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (11) : 2412 - 2424
  • [42] On-chip Networks!
    Kaur, Satwant
    IETE TECHNICAL REVIEW, 2013, 30 (03) : 168 - 172
  • [43] High-speed on-chip and chip-to-chip optical interconnection
    Tsuda, H
    Nakahara, T
    FUNDAMENTAL PROBLEMS OF OPTOELECTRONICS AND MICROELECTRONICS, 2003, 5129 : 18 - 23
  • [44] Challenges for on-chip interconnects
    Cadien, KC
    Reshotko, MR
    Block, BA
    Bowen, AM
    Kencke, DL
    Davids, P
    Optoelectronic Integration on Silicon II, 2005, 5730 : 133 - 143
  • [45] Design of a feasible on-chip interconnection network for a chip multiprocessor (CMP)
    Lee, Seung Eun
    Bahn, Jun Ho
    Bagherzadeh, Nader
    19TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2007, : 211 - 218
  • [46] On-chip interconnection design and SoC integration with OCP
    Wang, Chih-Wea
    Lai, Chi-Shao
    Wu, Chi-Feng
    Hwang, Shih-Arn
    Lin, Ying-Hsi
    2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 25 - +
  • [47] Simulation of on-chip interconnection effects in CMOS circuits
    Piwowarska, E
    EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2001, : 246 - 249
  • [48] Evaluating On-Chip Interconnection Architectures for Parallel Processing
    Freitas, Henrique C.
    Navaux, Philippe O. A.
    CSE 2008: PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING, 2008, : 188 - 193
  • [49] Effect of discontinuities on ULSI on-chip interconnection characteristics
    Goryachev, V.A.
    Mikroelektronika, 2002, 31 (05): : 385 - 395
  • [50] On-Chip Wireless Optical Broadcast Interconnection Network
    Zhou, Hongyu
    Li, Zheng
    Shang, Li
    Mickelson, Alan
    Filipovic, Dejan S.
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2010, 28 (24) : 3569 - 3577
12345