Characterization and modeling of multiple coupled on-chip interconnects on silicon substrate

被引:0
|
作者
Zheng, J [1 ]
Tripathi, VK [1 ]
Weisshaar, A [1 ]
机构
[1] Oregon State Univ, Dept Elect & Comp Engn, Corvallis, OR 97331 USA
关键词
eddy currents; equivalent-circuit model; MIS microstrip; on-chip interconnects; quasi-magnetostatic approach; skin effect;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A quasi-magnetostatic integral formulation approach is applied to compute the frequency-dependent series resistance and inductance parameters for coupled microstrip on-chip interconnects on silicon. The method is based on the simultaneous discretization of interconnect conductors and silicon substrate, and takes into account the substrate skin effect (eddy currents), as well as the conductor skin and proximity effects. An efficient equivalent-circuit model based on "effective substrate current loops" is extracted from the frequency-dependent R and L parameters for a class of coupled microstrip-type on-chip interconnects. The frequency response of the proposed model consisting of only passive R, L elements agrees well with the broad-band characteristics of the distributed resistance and inductance parameters of the interconnect obtained by electromagnetic simulation. Model extraction results are presented for asymmetric coupled interconnects to demonstrate the proposed method.
引用
收藏
页码:1733 / 1739
页数:7
相关论文
共 50 条
  • [1] Characterization and modeling of multiple coupled on-chip interconnects on silicon substrate
    Zheng, J.
    Tripathi, V.K.
    Weisshaar, A.
    IEEE Transactions on Microwave Theory and Techniques, 2001, 49 (10 I) : 1733 - 1739
  • [2] Characterization and modeling of multiple coupled on-chip interconnects on silicon substrate
    Zheng, J
    Tripathi, VK
    Weisshaar, A
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2000, : 333 - 336
  • [3] Equivalent circuit modeling of single and coupled on-chip interconnects on lossy silicon substrate
    Oregon State Univ, Corvallis, United States
    IEEE Top Meet Ekectr Perform Electron Packag, (185-188):
  • [4] Characterization and Modeling of CMOS on-chip coupled interconnects
    Kumar, Rakesh
    Rustagi, Subbash. C.
    Kang, Kai
    Wong, T. K. S.
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 159 - +
  • [5] Wideband Lumped Element Model for On-Chip (A)symmetrical Coupled Interconnects on Lossy Silicon Substrate
    Yang, Kai
    Yin, Wen-Yan
    Mao, Jun-Fa
    2007 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2007, : 2301 - 2304
  • [6] CAD-oriented equivalent-circuit modeling of on-chip interconnects on lossy silicon substrate
    Zheng, J
    Hahm, YC
    Tripathi, VK
    Weisshaar, A
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2000, 48 (09) : 1443 - 1451
  • [7] Reduced order modeling of coupled on-chip interconnects for silicon-based RF integrated circuits
    Zheng, J
    Tripathi, VK
    Weisshaar, A
    2000 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2000, : 973 - 976
  • [8] Reduced order modeling of coupled on-chip interconnects for silicon-based RF integrated circuits
    Zheng, Ji
    Tripathi, Vijai K.
    Weisshaar, Andreas
    IEEE MTT-S International Microwave Symposium Digest, 2000, 2 : 973 - 976
  • [9] Wideband lumped element model for on-chip interconnects on lossy silicon substrate
    Sun, Sheng
    Kumar, Rakesh
    Rustagi, Subhash C.
    Mouthaan, Koen
    Wong, T. K. S.
    2006 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2006, : 529 - +
  • [10] Inductance Modeling for On-Chip Interconnects
    Shang-Wei Tu
    Wen-Zen Shen
    Yao-Wen Chang
    Tai-Chen Chen
    Jing-Yang Jou
    Analog Integrated Circuits and Signal Processing, 2003, 35 : 65 - 78