Carbon nanotube field effect transistor-based content addressable memory architectures

被引:12
作者
Nepal, K. [1 ]
You, K. [2 ]
机构
[1] Univ St Thomas, Sch Engn, St Paul, MN 55407 USA
[2] Bucknell Univ, Dept Elect Engn, Lewisburg, PA 17837 USA
关键词
DESIGN; CELL;
D O I
10.1049/mnl.2011.0576
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The authors investigate the use of carbon nanotube-based field effect transistors for the design of content addressable memory (CAM). An alternate design of a ternary content addressable memory (3CAM) using three-valued circuit structures is presented and it has been shown that the new design can lead to a 25% savings in area with no loss in search speed.
引用
收藏
页码:20 / 23
页数:4
相关论文
共 15 条
  • [1] DENG J, 2007, IEEE T ELECTRON DEV, V54, P1198
  • [2] Efficient Carbon Nanotube Galois Field Circuit Design
    Keshavarziana, Peiman
    Navi, Keivan
    [J]. IEICE ELECTRONICS EXPRESS, 2009, 6 (09): : 546 - 552
  • [3] Large-scale synthesis of aligned carbon nanotubes
    Li, WZ
    Xie, SS
    Qian, LX
    Chang, BH
    Zou, BS
    Zhou, WY
    Zhao, RA
    Wang, G
    [J]. SCIENCE, 1996, 274 (5293) : 1701 - 1703
  • [4] A Novel CNTFET-Based Ternary Logic Gate Design
    Lin, Sheng
    Kim, Yong-Bin
    Lombardi, Fabrizio
    [J]. 2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 435 - 438
  • [5] Design of a CNTFET-Based SRAM Cell by Dual-Chirality Selection
    Lin, Sheng
    Kim, Yong-Bin
    Lombardi, Fabrizio
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2010, 9 (01) : 30 - 37
  • [6] Martel R, 2002, DES AUT CON, P94, DOI 10.1109/DAC.2002.1012601
  • [7] Nepal Kundan, 2010, 2010 8th IEEE International NEWCAS Conference (NEWCAS 2010), P53, DOI 10.1109/NEWCAS.2010.5603726
  • [8] CNTFET-based logic circuit design
    O'Connor, I.
    Liu, J.
    Gaffiot, F.
    [J]. IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 46 - 51
  • [9] Content-addressable memory (CAM) circuits and architectures: A tutorial and survey
    Pagiamtzis, K
    Sheikholeslami, A
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (03) : 712 - 727
  • [10] Carbon-nanotube-based voltage-mode multiple-valued logic design
    Raychowdhury, A
    Roy, K
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (02) : 168 - 179