Automatic Calibration Method of Channel Mismatches for Wideband TI-ADC System

被引：21

作者：

Li, Jingyu ^{[1
]}

Pan, Jiameng ^{[1
]}

Zhang, Yue ^{[1
]}

机构：

[1] Natl Univ Def Technol, Natl Key Lab Sci & Technol ATR, Changsha 410073, Hunan, Peoples R China

来源：

ELECTRONICS | 2019年 / 8卷 / 01期

关键词：

time-interleaved ADC; automatic calibration; gain mismatch; timing mismatch; sine fitting; perfect reconstruction; DIGITAL BACKGROUND CALIBRATION; INTERLEAVED ADCS; TIMING MISMATCH; ERRORS; DESIGN;

D O I：

10.3390/electronics8010056

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Time-interleaved analog-to-digital converter (TI-ADC) technology can increase the sampling rate without changing resolution. But, the dynamic performance of TI-ADC system is seriously deteriorated by channel mismatches. Under the condition of large bandwidth, gain mismatch and timing mismatch vary with the frequency, which cannot be regarded as fixed values. To improve the dynamic performance of the TI-ADC system, an automatic calibration method of channel mismatches for wideband TI-ADC system is proposed in this article. Frequency-dependent channel mismatches are estimated by the algorithm based on sine fitting, and compensated by the means based on perfect reconstruction. The entire sampling and calculation process is automated and tedious operation is simplified. A 6.8-GS/s 12-bit wideband TI-ADC system is implemented. This sampling system can achieve SNDR (signal-to-noise and distortion ratio) above 49 dB and SFDR (spurious-free dynamic range) above 57 dB for an input signal from 100 MHz to 3300 MHz. The proposed calibration method improves the SNDR over 10 dB and the SFDR over 15 dB. The dynamic performance of the sampling system is close to that of its sub-ADC.

引用

页数：13

共 32 条

[1] Low complexity digital background calibration algorithm for the correction of timing mismatch in time-interleaved ADCs [J].

Abbaszadeh, Asgar ;

Aghdam, Esmaeil Najafi ;

Rosado-Munoz, Alfredo .

MICROELECTRONICS JOURNAL, 2019, 83 :117-125

[2] MORE ON JITTER EFFECTS ON SINEWAVE MEASUREMENTS [J].

AWAD, SS ;

WAGDY, MF .

IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1991, 40 (03) :549-552

[3] TIME INTERLEAVED CONVERTER ARRAYS [J].

BLACK, WC ;

HODGES, DA .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (06) :1022-1029

[4] High-Speed Time Interleaved ADCs [J].

Buchwald, Aaron .

IEEE COMMUNICATIONS MAGAZINE, 2016, 54 (04) :71-77

[5] Improved Digital Background Calibration of Time-Interleaved Pipeline A/D Converters [J].

Centurelli, Francesco ;

Monsurro, Pietro ;

Trifiletti, Alessandro .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (02) :86-90

[6] Efficient Digital Background Calibration of Time-Interleaved Pipeline Analog-to-Digital Converters [J].

Centurelli, Francesco ;

Monsurro, Pietro ;

Trifiletti, Alessandro .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (07) :1373-1383

[7] Digital background calibration for timing mismatch in time-interleaved ADCs [J].

Chen, HH ;

Lee, J ;

Chen, JT .

ELECTRONICS LETTERS, 2006, 42 (02) :74-75

[8] All-Digital Calibration of Timing Mismatch Error in Time-Interleaved Analog-to-Digital Converters [J].

Chen, Shuai ;

Wang, Luke ;

Zhang, Hong ;

Murugesu, Rosanah ;

Dunwell, Dustin ;

Carusone, Anthony Chan .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (09) :2552-2560

[9] A 5-GS/s 10-b 76-mW Time-Interleaved SAR ADC in 28 nm CMOS [J].

Fang, Jie ;

Thirunakkarasu, Shankar ;

Yu, Xuefeng ;

Silva-Rivas, Fabian ;

Zhang, Chaoming ;

Singor, Frank ;

Abraham, Jacob .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (07) :1673-1683

[10] A Sign-Equality-Based Background Timing-Mismatch Calibration Algorithm for Time-Interleaved ADCs [J].

Kang, Hyun-Wook ;

Hong, Hyeok-Ki ;

Park, Sanghoon ;

Kim, Ki-Jin ;

Ahn, Kwang-Ho ;

Ryu, Seung-Tak .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (06) :518-522

← 1 2 3 4 →