Design and FPGA implementation of finite ridgelet transform

The Ridgelet transform was recently introduced to overcome the weakness of wavelets in higher dimensions. In this paper, we present design and FPGA implementation of the Finite Ridgelet Transform (FRIT) for image processing applications. The proposed architecture uses the Finite Radon Transform (FRAT) and 1-D Discrete Biorthogonal Wavelet Transform (DBWT) as building blocks. A detailed evaluation of FPGA implementation for the proposed architectures targeting Xilinx Virtex-II device family has been reported based on maximum system frequency, chip area and image size. The implementation results show that the core speed for the proposed FRIT architecture is around 100MHz and it occupies 491 Slices for an input image size of 7x7.